# HDL Verifier™ Reference

R2013a

# MATLAB® SIMULINK®



#### **How to Contact MathWorks**



(a)

www.mathworks.comWebcomp.soft-sys.matlabNewsgroupwww.mathworks.com/contact\_TS.htmlTechnical Support

suggest@mathworks.com bugs@mathworks.com doc@mathworks.com service@mathworks.com info@mathworks.com Product enhancement suggestions Bug reports Documentation error reports Order status, license renewals, passcodes Sales, pricing, and general information



508-647-7001 (Fax)

508-647-7000 (Phone)

The MathWorks, Inc. 3 Apple Hill Drive Natick, MA 01760-2098

For contact information about worldwide offices, see the MathWorks Web site.

HDL Verifier™ Reference

© COPYRIGHT 2003–2013 by The MathWorks, Inc.

The software described in this document is furnished under a license agreement. The software may be used or copied only under the terms of the license agreement. No part of this manual may be photocopied or reproduced in any form without prior written consent from The MathWorks, Inc.

FEDERAL ACQUISITION: This provision applies to all acquisitions of the Program and Documentation by, for, or through the federal government of the United States. By accepting delivery of the Program or Documentation, the government hereby agrees that this software or documentation qualifies as commercial computer software or commercial computer software documentation as such terms are used or defined in FAR 12.212, DFARS Part 227.72, and DFARS 252.227-7014. Accordingly, the terms and conditions of this Agreement and only those rights specified in this Agreement, shall pertain to and govern the use, modification, reproduction, release, performance, display, and disclosure of the Program and Documentation by the federal government (or other entity acquiring for or through the federal government) and shall supersede any conflicting contractual terms or conditions. If this License fails to meet the government's needs or is inconsistent in any respect with federal procurement law, the government agrees to return the Program and Documentation, unused, to The MathWorks, Inc.

#### Trademarks

MATLAB and Simulink are registered trademarks of The MathWorks, Inc. See www.mathworks.com/trademarks for a list of additional trademarks. Other product or brand names may be trademarks or registered trademarks of their respective holders.

#### Patents

MathWorks products are protected by one or more U.S. patents. Please see www.mathworks.com/patents for more information.


#### **Revision History**

August 2003 February 2004 June 2004 October 2004 December 2004 March 2005 September 2005 March 2006 September 2006 March 2007 September 2007 March 2008 October 2008 March 2009 September 2009 March 2010 September 2010 April 2011 September 2011 March 2012 September 2012 March 2013

Online only Online only


New for Version 1 (Release 13SP1) Revised for Version 1.1 (Release 13SP1) Revised for Version 1.1.1 (Release 14) Revised for Version 1.2 (Release 14SP1) Revised for Version 1.3 (Release 14SP1+) Revised for Version 1.3.1 (Release 14SP2) Revised for Version 1.4 (Release 14SP3) Revised for Version 2.0 (Release 2006a) Revised for Version 2.1 (Release 2006b) Revised for Version 2.2 (Release 2007a) Revised for Version 2.3 (Release 2007b) Revised for Version 2.4 (Release 2008a) Revised for Version 2.5 (Release 2008b) Revised for Version 2.6 (Release 2009a) Revised for Version 3.0 (Release 2009b) Revised for Version 3.1 (Release 2010a) Revised for Version 3.2 (Release 2010b) Revised for Version 3.3 (Release 2011a) Revised for Version 3.4 (Release 2011b) Revised for Version 4.0 (Release 2012a) Revised for Version 4.1 (Release 2012b) Revised for Version 4.2 (Release 2013a)





# Blocks — Alphabetical List

# Purpose Simulate HDL code on FPGA hardware from Simulink



# Description

# **Example of FIL Block Generated From HDL Code**

The generated FIL simulation block is the communication interface between the FPGA and your Simulink<sup>®</sup> model. It integrates the hardware into the simulation loop and allows it to participate in simulation as any other block.

You can perform FIL simulation with the instructions found in "Performing FPGA-in-the-Loop Simulation". If you encounter any issues during FIL simulation, refer to "Troubleshooting FIL" for help in diagnosing the problem.

# Dialog Box

Use the FIL block mask to perform the following tasks:

- Download the generated FPGA programming file onto the FPGA. You must perform this step before you can run a FIL simulation. (See "Load Programming File onto FPGA".)
- Adjust FIL block settings (optional). See the sections for "Main" on page 1-3 and "Signal Attributes" on page 1-4.

# Main

Function Block Parameters: Controller	
FPGA-in-the-Loop (FIL)	
Execute hardware component on FPGA	development board.
Main Signal Attributes	
Hardware Information	
MAC address:	00-0A-35-02-21-8A
IP address: 1	192.168.0.2
Board	Xilinx Spartan-6 SP605 development board
	Spartan6 XC6SLX45T-3-FGG484
-	Controller_fil\fpgaproj\Controller_fil.xise
FPGA Programming File	
File name: C:\Users\fil_tests\Control	ler_fil\Controller_fil.bit Browse Load
Status: FPGA programming file not loa	aded
Runtime Options	
Overclocking factor:	1 .
J J	
Output frame size:	Inherit: auto 👻
	OK Cancel Help Apply

#### Example of FIL Block Mask Main Tab (Generated From HDL Code)

On the Main tab, you have the following options:

• Download FPGA programming file.

You can verify that the file name in FPGA programming file name is as you expected; if it is not, you can change it here. If you have no other changes to the block mask, you can click Load to initiate the download.

• Change output frame size for the current FIL simulation.

Under **Runtime Options**, for the **Output frame size** option, specify the output frame size as an expression, variable, or function, or specify Inherit: auto.

• Change HDL overclocking factor for the current FIL simulation.

Under Runtime Options, for the Overclocking Factor option, select Inherit: auto or enter an expression, variable, or function. This setting specifies that an input value is sampled x times by the FPGA clock before the input changes value, where x is the value you entered in this field.

🙀 Function Block Parar	meters: Co	ontroller			x
- FPGA-in-the-Loop (F	IL)				
Execute hardware co	mponen	t on FPGA	A development board.		
Main Signal Attri	ibutes				
HDL Name	Dir	Bit Width	Sample Time	Data type	
error_d	Input	32	Inherit: Inherit via propagation	Inherit: auto	-
control_signal	Output	32	Inherit: Inherit via internal rule 🛛 👻	ufix32	-
			ОК	Cancel Help Apply	<u> </u>

# **Signal Attributes**

# Example of FIL Block Mask Signal Attributes Tab (Generated From HDL Code)

On the **Signal Attributes** tab, you have the following options:

• Change output sample times.

You may explicitly set sample times or use Inherit: internal rule. The internal rule is to set the output sample times to the input base sample time divided by the scaling factor.


• Change output data types.

You may explicitly set data types, use the default of an unscaled and unsigned data type, or specify Inherit: auto to inherit a data type from the block's context.

# **HDL Cosimulation**

**Purpose** Cosimulate hardware component by communicating with HDL module instance executing in HDL simulator

# Library HDL Verifier



# Description

The HDL Cosimulation block cosimulates a hardware component by applying input signals to and reading output signals from an HDL model under simulation in the HDL simulator. You can use this block to model a source or sink device by configuring the block with input or output ports only.

The tabbed panes on the block's dialog box let you configure:

- Block input and output ports that correspond to signals (including internal signals) of an HDL module. You must specify a sample time for each output port; you can also specify a data type for each output port.
- Type of communication and communication settings used to exchange data between simulators.
- The timing relationship between units of simulation time in Simulink and the HDL simulator.
- Rising-edge or falling-edge clocks to apply to your model. You can specify the period for each clock signal.
- Tcl commands to run before and after the simulation.

# Compatibility with Simulink® Code Generation

- HDL Coder<sup>™</sup>: The HDL Verifier<sup>™</sup> HDL Cosimulation block does participate in code generation with HDL Coder.
- Simulink Coder<sup>™</sup>: The HDL Verifier HDL Cosimulation block does not participate in code generation with Simulink Coder for C code generation.

# The HDL Cosimulation Block Panes

The **Ports** pane provides fields for mapping signals of your HDL design to input and output ports in your block. The signals can be at any level of the HDL design hierarchy.

The **Timescales** pane lets you choose an optimal timing relationship between Simulink and the HDL simulator. You can configure either of the following timing relationships:

- *Relative* timing relationship (Simulink seconds correspond to an HDL simulator-defined tick interval)
- *Absolute* timing relationship (Simulink seconds correspond to an absolute unit of HDL simulator time)

The **Connection** pane specifies the communications mode used between Simulink and the HDL simulator. If you use TCP socket communication, this pane provides fields for specifying a socket port and for the host name of a remote computer running the HDL simulator. The **Connection** pane also provides the option for bypassing the cosimulation block during Simulink simulation.

The **Clocks** pane lets you create optional rising-edge and falling-edge clocks that apply stimuli to your cosimulation model.

The **Simulation** pane provides a way of specifying tools command language (Tcl) commands to be executed before and after the HDL

	simulator simulates the HDL component of your Simulink model. You can use the <b>Pre-simulation commands</b> field on this pane for simulation initialization and startup operations, but you cannot use it to change simulation state.						
	<b>Note</b> You must make sure that signals being used in cosimulation have read/write access. This rule applies to all signals on the <b>Ports</b> , <b>Clocks</b> , and <b>Simulation</b> panes. Verify such access through the HDL simulator—see product documentation for details.						
Dialog Box	The Block Parameters dialog box consists of the following tabbed panes of configuration options:						
	• "Ports Pane" on page 1-8						
	<ul> <li>"Connection Pane" on page 1-15</li> </ul>						
	• "Timescales Pane" on page 1-19						
	• "Clocks Pane" on page 1-25						
	• "Simulation Pane" on page 1-28						
	Ports Pane						
	Specify fields for mapping signals of your HDL design to input and output ports in your block. Simulink deposits an input port signal on an HDL simulator signal at the signal's sample rate. Conversely, Simulink reads an output port signal from a specified HDL simulator signal at the specified sample rate.						
	In general, Simulink handles port sample periods as follows:						

- If you connect an input port to a signal that has an explicit sample period, based on forward propagation, Simulink applies that rate to the port.
- If you connect an input port to a signal that does not have an explicit sample period, Simulink assigns a sample period that is equal to

the least common multiple (LCM) of all identified input port sample periods for the model.

• After Simulink sets the input port sample periods, it applies user-specified output sample times to all output ports. You must specify an explicit sample time for each output port.

In addition to specifying output port sample times, you can force the fixed-point data types on output ports. For example, setting the **Data Type** property of an 8-bit output port to Signed and setting its **Fraction Length** property to 5 would force the data type to sfix8\_En5. You can not force width; the width is always inherited from the HDL simulator.

**Note** The **Data Type** and **Fraction Length** properties apply only to the following signals:

- VHDL signals of any logic type, such asSTD\_LOGIC or STD\_LOGIC\_VECTOR
- Verilog signals of wire or reg type

You can set input/output ports in the **Ports** pane also. To do so, specify port as both input and output (example shown for use with ModelSim).

눰 Function Blo	ck Parameters: HDL Cosimulation						×
-Simulink and	ModelSim Cosimulation						
	ardware components with ModelS k are driven by HDL signals.	Sim(R) simulat	ors. Input	s from Simulink	(R) are appli	ed to HDL signals	. Outputs
Ports Cloc	ks Timescales Connection	Simulation	1				
Enable dire	ect feedthrough						
If this bloc	k is in a feedback loop and gener	ates algebraic	loop warr	ning/error, unch	eck this box		
Auto Fill	Use the 'Auto Fill' button to aut	omatically crea	ate the sig	nal interface fro	om a specifie	d HDL componen	t instance.
New	Full HDL Name	I/O Mode	Sample Time	Data Type	Fraction Length		
Delete	/top/sig1	Input •	Inherit	Inherit 🔻	Inherit		
Up	/top/sig2	Output 🔻	10	Inherit 💌	Inherit		
	/top/sig3	Output 🔻	10	Inherit 🔻	Inherit		
Down							
				ОК	Cancel	Help	Apply

If your model contains purely combinational paths, you can select **Enable direct feedthrough for HDL design with pure combinational datapath** to eliminate the one output-sample delay that occurs with using HDL Verifier blocks and Simulink. For more information on block simulation latency and using the direct feedthrough feature to eliminate it, see "Direct Feedthrough Cosimulation". The list at the center of the pane displays HDL signals corresponding to ports on the HDL Cosimulation block. Maintain this list with the buttons on the left of the pane:

- Auto Fill Transmit a port information request to the HDL simulator. The port information request returns port names and information from an HDL model (or module) under simulation in the HDL simulator and automatically enters this information into the ports list. See "Obtaining Signal Information from the HDL Simulator" for a detailed description of this feature.
- New Add a new signal to the list and select it for editing.
- **Delete** Remove a signal from the list.
- **Up** Move the selected signal up one position in the list.
- Down Move the selected signal down one position in the list.

To commit edits to the Simulink model, you must also click **Apply** after selecting parameter values.

**Note** When you import VHDL signals from the HDL simulator, HDL Verifier returns the signal names in all capitals.

To edit a signal name, double-click on the name. Set the signal properties on the same line and in the associated columns. The properties of a signal are as follows.

#### Full HDL Name

Specifies the signal path name, using the HDL simulator path name syntax. For example (for use with Incisive), a path name for an input port might be manchester.samp. The signal can be at any level of the HDL design hierarchy. The HDL Cosimulation block port corresponding to the signal is labeled with the **Full HDL Name**. For rules on specifying signal/port and module path specifications in Simulink, see "Specifying HDL Signal/Port and Module Paths for Cosimulation".

**Copying Signal Path Names** You can copy signal path names directly from the HDL simulator **wave** window and paste them into the **Full HDL Name** field, using the standard copy and paste commands in the HDL simulator and Simulink. You must use the Path.Name view and not Db::Path.Name view. After pasting a signal path name into the **Full HDL Name** field, you must click the **Apply** button to complete the paste operation and update the signal list.

#### I/O Mode

Select either Input, Output, or both.

Input designates signals of your HDL module that Simulink will drive. Simulink deposits values on the specified the HDL simulator signal at the signal's sample rate.

**Note** When you define a block input port, make sure that only one source is set up to drive input to that signal. For example, you should avoid defining an input port that has multiple instances. If multiple sources drive input to a single signal, your simulation model may produce unexpected results.

Output designates signals of your HDL module that Simulink will read. For output signals, you must specify an explicit sample time. You can also specify any data type (except width). For details on specifying a data type, see Date Type and Fraction Length in a following section. Because Simulink signals do not have the semantic of tri-states (there is no 'Z' value), you will gain no benefit by connecting to a bidirectional HDL signal directly. To interface with bidirectional signals, you can first interface to the input of the output driver, then the enable of the output driver and the output of the input driver. This approach leaves the actual tri-state buffer in HDL where resolution functions can handle interfacing with other tri-state buffers.

#### Sample Time

This property becomes available only when you specify an output signal. You must specify an explicit sample time.

**Sample Time** represents the time interval between consecutive samples applied to the output port. The default sample time is 1. The exact interpretation of the output port sample time depends on the settings of the **Timescales** pane of the HDL Cosimulation block. See also "Simulation Timescales".

#### Data Type Fraction Length

These two related parameters apply only to output signals.

The **Data Type** property is enabled only for output signals. You can direct Simulink to determine the data type, or you can assign an explicit data type (with option fraction length). By explicitly assigning a data type, you can force fixed-point data types on output ports of an HDL Cosimulation block.

The **Fraction Length** property specifies the size, in bits, of the fractional part of the signal in fixed-point representation. **Fraction Length** becomes available if you do not set the **Data Type** property to Inherit.

The data type specification for an output port depends on the signal width and by the **Data Type** and **Fraction Length** properties of the signal.

**Note** The **Data Type** and **Fraction Length** properties apply only to the following signals:

- VHDL signals of any logic type, such as STD\_LOGIC or STD\_LOGIC\_VECTOR
- Verilog signals of wire or reg type

To assign a port data type, set the **Data Type** and **Fraction Length** properties as follows:

• Select Inherit from the **Data Type** list if you want Simulink to determine the data type.

This property defaults to Inherit. When you select Inherit, the **Fraction Length** edit field becomes unavailable.

Simulink always double checks that the word-length back propagated by Simulink matches the word length queried from the HDL simulator. If they do not match, Simulink generates an error message. For example, if you connect a Signal Specification block to an output, Simulink will force the data type specified by Signal Specification block on the output port.

If Simulink cannot determine the data type of the signal connected to the output port, it will query the HDL simulator for the data type of the port. As an example, if the HDL simulator returns the VHDL data type STD\_LOGIC\_VECTOR for a signal of size N bits, the data type ufixN is forced on the output port. (The implicit fraction length is 0.)

• Select Signed from the **Data Type** list if you want to explicitly assign a signed fixed point data type. When you selectSigned, the **Fraction Length** edit field becomes available. HDL Verifier assigns the port a fixed-point type sfixN\_EnF, where N is the signal width and F is the **Fraction Length**.

For example, if you specify **Data Type** as **Signed** and a **Fraction Length** of **5** for a 16-bit signal, Simulink forces the

data type to sfix16\_En5. For the same signal with a **Data Type** set to Signed and **Fraction Length** of -5, Simulink forces the data type to sfix16\_E5.

• Select Unsigned from the **Data Type** list if you want to explicitly assign an unsigned fixed point data type When you selectUnsigned, the **Fraction Length** edit field becomes available. HDL Verifier assigns the port a fixed-point type ufixN\_EnF, where N is the signal width and F is the **Fraction Length**.

For example, if you specify **Data Type** as Unsigned and a **Fraction Length** of 5 for a 16-bit signal, Simulink forces the data type to ufix16\_En5. For the same signal with a **Data Type** set to Unsigned and **Fraction Length** of -5, Simulink forces the data type to ufix16\_E5.

# **Connection Pane**

This figure shows the default configuration of the **Connection** pane (example shown is for use with Incisive). The block defaults to a shared memory configuration for communication between Simulink and the HDL simulator, when they run on a single computer.

Tunction Block Parameters: HDL Cosimulation								
Simulink and ModelSim Cosimulation								
Cosimulate hardware components with ModelSim(R) simulators. Inputs from Simulink(R) are applied to HDL signals. Outputs from this block are driven by HDL signals.								
Ports Clocks Timescales Connection Simulation								
Connection Mode								
Full Simulation								
Confirm Interface Only								
O No Connection								
☑ The HDL simulator is running on this computer.          Connection method:       Shared Memory ▼								
Host name: hostname								
Show connection info on icon.								
OK Cancel Help Apply								

If you select TCP/IP socket mode communication, the pane displays additional properties, as shown in the following figure.

Function Block Parameters: HDL	Cosimulation						×
Simulink and Incisive Cosimulati	ion						
Cosimulate hardware componer from this block are driven by HD		t) simulators.	Inputs from	Simulink(R	) are applied	to HDL signals.	Outputs
Ports Clocks Timescales	Connection	Simulation					
Connection Mode							
Full Simulation							
Confirm Interface Only							
No Connection							
The HDL simulator is running	on this computer.						
Connection method: (	Socket	•					
Host name: [	hostname						
Port number or service:	4449						
Show connection info on icor	n.						
				ОК	Cancel	Help	Apply

## **Connection Mode**

If you want to bypass the HDL simulator when you run a Simulink simulation, use these options to specify what type of simulation connection you want. Select one of the following options:

- **Full Simulation**: Confirm interface and run HDL simulation (default).
- **Confirm Interface Only**: Connect to the HDL simulator and check for signal names, dimensions, and data types, but do not run HDL simulation.

• **No Connection**: Do not communicate with the HDL simulator. The HDL simulator does not need to be started.

With the second and third options, the HDL Verifier cosimulation interface does not communicate with the HDL simulator during Simulink simulation.

#### The HDL Simulator is running on this computer

Select this option if you want to run Simulink and the HDL simulator on the same computer. When both applications run on the same computer, you have the choice of using shared memory or TCP sockets for the communication channel between the two applications. If you do not select this option, only TCP/IP socket mode is available, and the **Connection method** list becomes unavailable.

#### **Connection method**

This list becomes available when you select**The HDL Simulator is running on this computer**. Select Socket if you want Simulink and the HDL simulator to communicate via a designated TCP/IP socket. Select Shared memory if you want Simulink and the HDL simulator to communicate via shared memory. For more information on these connection methods, see "Communications for HDL Cosimulation".

#### Host name

If you run Simulink and the HDL simulator on different computers, this text field becomes available. The field specifies the host name of the computer that is running your HDL simulation in the HDL simulator.

#### Port number or service

Indicate a valid TCP socket port number or service for your computer system (if not using shared memory). For information on choosing TCP socket ports, see "Choosing TCP/IP Socket Ports".

#### Show connection info on icon

When you select this option, Simulink indicates information about the selected communication method and (if applicable) communication options information on the HDL Cosimulation block icon. If you select shared memory, the icon displays the string SharedMem. If you select TCP socket communication, the icon displays the string **Socket** and displays the host name and port number in the format hostname:port.

In a model that has multiple HDL Cosimulation blocks, with each communicating to different instances of the HDL simulator in different modes, this information helps to distinguish between different cosimulation sessions.

# **Timescales Pane**

The **Timescales** pane of the HDL Cosimulation block parameters dialog box lets you choose a timing relationship between Simulink and the HDL simulator, either manually or automatically. The following figure shows the default settings of the **Timescales** pane (example shown for use with ModelSim<sup>®</sup>).

Function Block Parameters: HDL Cosimulation
Simulink and ModelSim Cosimulation
Cosimulate hardware components with ModelSim(R) simulators. Inputs from Simulink(R) are applied to HDL signals. Outputs from this block are driven by HDL signals.
Ports Clocks Timescales Connection Simulation
Relate Simulink sample times to the HDL simulation time by specifying a scalefactor. A 'tick' is the HDL simulator time resolution. The Simulink sample time multiplied by the scale factor must be a whole number of HDL ticks.
Automatically determine timescale at start of simulation
Determine Timescale Now Automatically calculates a timescale. Click on the help button for more information.
1 second in Simulink corresponds to 1 Tick  Tick Tick Tick Tick Tick Tick Tick Tick
OK Cancel Help Apply
ok calcer hep hppy

The **Timescales** pane specifies a correspondence between one second of Simulink time and some quantity of HDL simulator time. This quantity of HDL simulator time can be expressed in one of the following ways:

- Using *relative timing mode*. HDL Verifier defaults to relative timing mode.
- Using absolute timing mode

For more information on calculating relative and absolute timing modes, see "Defining the Simulink and HDL Simulator Timing Relationship".

For detailed information on the relationship between Simulink and the HDL simulator during cosimulation, and on the operation of relative and absolute timing modes, see "Simulation Timescales".

The following sections describe how to specify the timing relationship, either automatically or manually.

## Automatically Specifying the Timing Relationship

To have the HDL Verifier software calculate the timing relationship for you, perform the following steps and enter any applicable information in the **Timescales** pane (as shown in the following figure).

Ports	Clocks	Timescales	Connection	Simulation					
	Relate Simulink sample times to the HDL simulation time by specifying a scalefactor. A 'tick' is the HDL simulator time resolution. The Simulink sample time multiplied by the scale factor must be a whole number of HDL ticks.								
Auto	matically d	letermine timesc	ale at start of	simulation					
Det	termine Ti	mescale Now	Automatical	ly calculates a	timescale. Click on the help button for more information.				
1 secon	d in Simuli	nk corresponds	to 1	Т	ick ▼ in the HDL simulator				

- 1 Verify that the HDL simulator is running. HDL Verifier software can obtain the resolution limit of the HDL simulator only when that simulator is running.
- **2** Choose whether you want to have HDL Verifier software suggest a timescale at this time or if you want to have the software perform this calculation when the simulation begins in Simulink.
  - To have the calculation performed while you are configuring the block, click the **Timescale** option, and then click **Determine Timescale Now**. The software connects Simulink with the HDL simulator so that Simulink can use the HDL simulator resolution to calculate the best timescale. The link then displays those results to you in the **Timescale Details** dialog box.

**Note** For the results to display, make sure the HDL simulator is running and the design loaded for cosimulation. The simulation does not have to be running.

🙀 Timescale Details								×
Suggested timescale: 1 second in Simulink simulator		to 2e-010	s in the	e HDL	Us	se Sugges	sted Tir	nescale
The timescale is cu 1 second in Simulin Based upon the curre	k correspor	nds to 2e						times
and HDL sample time If this timescale does one of the editable co will be updated accor	not satisfy ye alls of the tab	our requir	ements	, sup	, ply the	e desired	sample	e time in
HDL time unit: s 🔻	57							
Port Name	Simulink	Sample	Time	(3)	HDL	Sample	Time	(3)
/inverter/clk				10				2e-009
/inverter/sin				10				2e-009
/inverter/sout				10				2e-009

You can accept the timescale the software suggests, or you can make changes in the port list directly:

- If you want to revert to the originally calculated settings, click Use Suggested Timescale.
- If you want to view sample times for all ports in the HDL design, select **Show all ports and clocks**.
- To have the calculation performed when the simulation begins, select Automatically determine timescale at start of simulation, and click Apply. You obtain the same Timescale Details dialog box when the simulation starts in Simulink.

**Note** For the results to display, make sure the HDL simulator is running and the design loaded for cosimulation. The simulation does not have to be running.

HDL Verifier software analyzes all the clock and port signal rates from the HDL Cosimulation block when the software calculates the scale factor.

**Note** HDL Verifier software cannot automatically calculate a sample timescale based on any signals driven via Tcl commands or in the HDL simulator. The link software cannot perform such calculations because it cannot know the rates of these signals.

The link software returns the sample rate in either seconds or ticks:

- If the results are in seconds, then the link software was able to resolve the timing differences in favor of fidelity (absolute time).
- If the results are in ticks, then the link software was best able to resolve the timing differences in favor of efficiency (relative time).

Each time you select **Determine Timescale Now** or **Automatically determine timescale at start of simulation**, the HDL Verifier software opens an interactive display. This display explains the results of the timescale calculations. If the link software cannot calculate a timescale for the given sample times, adjust your sample times in the **Port List**.

**3** Click **Apply** to commit your changes.

**Note** HDL Verifier does not support timescales calculated automatically from frame-based signals.

For more on the timing relationship between the HDL simulator and Simulink, see "Simulation Timescales".

#### Manually Specifying a Relative Timing Relationship

To manually configure relative timing mode for a cosimulation, perform the following steps:

- **1** Select the **Timescales** tab of the HDL Cosimulation block parameters dialog box.
- **2** Verify that Tick, the default setting, is selected. If it is not, then select it from the list on the right.
- **3** Enter a scale factor in the text box on the left. The default scale factor is 1. For example, the next figure, shows the **Timescales** pane configured for a relative timing correspondence of 10 HDL simulator ticks to 1 Simulink second.

4 Click Apply to commit your changes.

# Manually Specifying an Absolute Timing Relationship

To manually configure absolute timing mode for a cosimulation, perform the following steps:

- **1** Select the **Timescales** tab of the HDL Cosimulation block parameters dialog box.
- 2 Select a unit of absolute time from the list on the right. The units available include fs (femtoseconds), ps (picoseconds), ns (nanoseconds), us (microseconds), ms (milliseconds), and s (seconds).
- **3** Enter a scale factor in the text box on the left. The default scale factor is 1. For example, in the next figure, the **Timescales** pane is configured for an absolute timing correspondence of 1 HDL simulator second to 1 Simulink second.

1 second in Simulink corresponds to	1	s 🔻	in the HDL simulator
-------------------------------------	---	-----	----------------------

**4** Click **Apply** to commit your changes.

# **Clocks Pane**

You can create optional rising-edge and falling-edge clocks that apply stimuli to your cosimulation model. To do so, use the Clocks pane of the HDL Cosimulation block.

Punctio	n Block l	Parameters: HDL Co	osimulation					×		
Simulink	and Mo	delSim Cosimulat	tion							
	Cosimulate hardware components with ModelSim(R) simulators. Inputs from Simulink(R) are applied to HDL signals. Outputs from this block are driven by HDL signals.									
Ports Clocks Timescales Connection Simulation										
condition	You can generate your HDL clocks in this tab. The edge specifies the active edge in your HDL design. In order to avoid race conditions between the generated clock and the input and output signals, the first active edge will be placed at time Period/2. Other options to generate clocks, resets, and enables include:									
• Cr	eate wa	link blocks and ad aveforms using HD n in HDL.			the Tcl tab.					
New	New Active Clock Edge Period									
Delet Up Dow					/					
						OK Cancel	Help	Apply		

The scrolling list at the center of the pane displays HDL clocks that drive values to the HDL signals that you are modeling, using the deposit method.

Maintain the list of clock signals with the buttons on the left of the pane:

- New Add a new clock signal to the list and select it for editing.
- **Delete** Remove a clock signal from the list.
- Up Move the selected clock signal up one position in the list.
- **Down** Move the selected clock signal down one position in the list.

To commit edits to the Simulink model, you must also click Apply.

A clock signal has the following properties.

# Full HDL Name

Specify each clock as a signal path name, using the HDL simulator path name syntax. For example: /manchester/clk or manchester.clk.

For information about and requirements for path specifications in Simulink, see "Specifying HDL Signal/Port and Module Paths for Cosimulation".

**Note** You can copy signal path names directly from the HDL simulator **wave** window and paste them into the **Full HDL Name** field, using the standard copy and paste commands in the HDL simulator and Simulink. You must use the Path.Name view and not Db::Path.Name view. After pasting a signal path name into the **Full HDL Name** field, you must click the **Apply** button to complete the paste operation and update the signal list.

# Edge

Select Rising or Falling to specify either a rising-edge clock or a falling-edge clock.

# Period

You must either specify the clock period explicitly or accept the default period of **2**.

If you specify an explicit clock period, you must enter a sample time equal to or greater than 2 resolution units (ticks).

If the clock period (whether explicitly specified or defaulted) is not an even integer, Simulink cannot create a 50% duty cycle. Instead, the HDL Verifier software creates the falling edge at clockperiod / 2

(rounded down to the nearest integer).

**Note** The **Clocks** pane does not support vectored signals. Signals must be logic types with 1 and 0 values.

For instructions on adding and editing clock signals, see "Creating Optional Clocks with the Clocks Pane of the HDL Cosimulation Block".

# **Simulation Pane**

Specify tools command language (Tcl) commands to be executed before and after the HDL simulator simulates the HDL component of your Simulink model (example shown for use with ModelSim).

B Function Block Parameters: HDL Cosimulation
Simulink and ModelSim Cosimulation
Cosimulate hardware components with ModelSim(R) simulators. Inputs from Simulink(R) are applied to HDL signals. Outputs from this block are driven by HDL signals.
Ports Clocks Timescales Connection Simulation
Time to run HDL simulator before cosimulation starts: 0
Pre-simulation Tcl commands:
puts "Running Simulink Cosimulation block."
Post-simulation Tcl commands:
puts "done"
< )
OK Cancel Help Apply

You may specify any valid Tcl command string. The Tcl command string you specify cannot include commands that load an HDL simulator project or modify simulator state. For example, the string cannot include commands such as start, stop, or restart (for ModelSim) or run, stop, or reset (for Incisive).

#### Time to run HDL simulator before cosimulation starts:

Specifies the amount of time to run the HDL simulator before beginning simulation in Simulink.

This setting consists of a *PreRunTime* value and a *PreRunTimeUnit* value.

- PreRunTime: Any valid time value. The default is 0.
- PreRunTimeUnit: Specifies the units of time for PreRunTime. You can select one of:
  - Tick
    s
    ms
    us
    ns
    ps
    fs

This parameter allows HDL Verifier properly align the signal of your behavioral block and the HDL signal so that they can be compared and verified directly without additional delays.

#### **Pre-simulation commands**

Contains Tcl commands to be executed before the HDL simulator simulates the HDL component of your Simulink model. You can specify one Tcl command per line in the text box or enter multiple commands per line by appending each command with a semicolon (;), the standard Tcl concatenation operator. Use of this field can range from something as simple as a one-line echo command to confirm that a simulation is running to a complex script that performs an extensive simulation initialization and startup sequence.

#### **Post-simulation commands**

Contains Tcl commands to be executed after the HDL simulator simulates the HDL component of your Simulink model. You can specify one Tcl command per line in the text box or enter multiple commands per line by appending each command with a semicolon (;), the standard Tcl concatenation operator.

**Note for ModelSim Users** After each simulation, it takes ModelSim time to update the coverage result. To prevent the potential conflict between this process and the next cosimulation session, add a short pause between each successive simulation.

#### Creating a Tcl Script as an Alternative to Using the Simulation Pane

You can create a Tcl script that lists the Tcl commands you want to execute on the HDL simulator, either pre- or post-simulation.

#### **Tcl Scripts for ModelSim Users**

You can create a ModelSim DO file that lists Tcl commands and then specify that file with the ModelSim do command as follows:

do mycosimstartup.do

 $\mathbf{Or}$ 

do mycosimcleanup.do

You can include the quit -f command in an after-simulation Tcl command string or DO file to force ModelSim to shut down at the end of a cosimulation session. Specify all after simulation Tcl commands in a single cosimulation block and place quit at the end of the command string or DO file.

With the exception of quit, the command string or DO file that you specify cannot include commands that load a ModelSim project or modify simulator state. For example, they cannot include commands such as start, stop, or restart.

#### **Tcl Scripts for Incisive Users**

You can create an HDL simulator Tcl script that lists Tcl commands and then specify that file with the HDL simulator source command as follows:

source mycosimstartup.script\_extension

Or

source mycosimcleanup.script\_extension

You can include the exit command in an after-simulation Tcl script to force the HDL simulator to shut down at the end of a cosimulation session. Specify all after simulation Tcl commands in a single cosimulation block and place exit at the end of the command string or Tcl script.

With the exception of the exit command, the command string or Tcl script that you specify cannot include commands that load an HDL simulator project or modify simulator state. For example, neither can include commands such as run, stop, or reset.

The following example shows a Tcl script when the -gui argument was used with hdlsimmatlab or hdlsimulink:

after 1000 {ncsim -submit exit}

This next example is of a Tcl exit script to use when the -tcl argument was used with hdlsimmatlab or hdlsimulink:

after 1000 {exit}

# To VCD File

**Purpose** Generate value change dump (VCD) file

### Library HDL Verifier



# Description

The To VCD File block generates a VCD file that contains information about changes to signals connected to the block's input ports and names the file with the specified file name. You can use VCD files during design verification in the following ways:

- For comparing results of multiple simulation runs, using the same or different simulator environments
- As input to post-simulation analysis tools
- For porting areas of an existing design to a new design

Using the Block Parameters dialog box, you can specify the following parameters:

- The file name to be used for the generated file
- The number of block input ports that are to receive signal data
- The timescale to relate Simulink sample times with HDL simulator ticks

VCD files can grow very large for larger designs or smaller designs with longer simulation runs. However, the only limitation on the size of a VCD file generated by the To VCD File block is the maximum number of signals (and symbols) supported, which is 94<sup>3</sup> (830,584).

You can use the To VCD File block in models running in Normal, Accelerator, or Rapid Accelerator simulation modes. The To VCD File parameters are not tunable in any of the simulation modes. For more information about these modes, see "How Acceleration Modes Work" in the *Simulink User's Guide*.

For a description of the VCD file format, see "VCD File Format" on page 1-36.

**Note** The To VCD File block does not support framed signals.

**Note** The To VCD File block is integrated into the Simulink Signal & Scope Manager. See the *Simulink User's Guide* for more information on using the Signal & Scope Manager.

However, when you add a VCD block via the Signal & Scope manager, the signal name that appears in the vcd file may not be the one you specified. After simulation, open the vcd file and check the signal name. You may not see the signal name you specified but instead you may find that In\_1 or similar has been used.

If you use the VCD block directly from the HDL Verifier library, the signal names match correctly.

### **Graphically Displaying VCD File Data**

You can graphically display VCD file data or analyze the data with postprocessing tools. For example, the ModelSim vcd2wlf tool converts a VCD file to a WLF file that you can view in a ModelSim **wave** window. Other examples of postprocessing include the extraction of data pertaining to a particular section of a design hierarchy or data generated during a specific time interval.

🖺 Sink Block Parameters: To VCD File
To VCD File
Generates a value change dump (VCD) file containing information about changes to signals connected to the block's input ports. The VCD file name field specifies the name of the generated file.
Parameters
VCD file name:
simulink.vcd
Number of input ports:
Timescale
1 second in Simulink corresponds to 1
1 HDL tick is defined as
OK Cancel Help Apply

# Dialog Box

### VCD file name

The file name to be used for the generated VCD file. If you specify a file name only, Simulink places the file in your current MATLAB folder. Specify a complete path name to place the generated file in a different location. If you specify the same name for multiple To VCD File blocks, Simulink automatically adds a numeric postfix to identify each instance uniquely. **Note** If you want the generated file to have a .vcd file type extension, you must specify it explicitly.

Do not give the same file name to different VCD blocks. Doing so results in invalid VCD files.

#### Number of input ports

The number of block input ports on which signal data is to be collected. The block can handle up to  $94^3$  (830,584) signals, each of which maps to a unique symbol in the VCD file.

In some cases, a single input port maps to multiple signals (and symbols). This multiple mapping occurs when the input port receives a multidimensional signal.

Because the VCD specification does not include multidimensional signals, Simulink flattens them to a 1D vector in the file.

#### Timescale

Choose an optimal timing relationship between Simulink and the HDL simulator.

The timescale options specify a correspondence between one second of Simulink time and some quantity of HDL simulator time. You can express this quantity of HDL simulator time in one of the following ways:

• In *relative* terms (i.e., as some number of HDL simulator ticks). In this case, the cosimulation operates in *relative timing mode*, which is the timing mode default.

To use relative mode, select Tick from the pop-up list at the label **in the HDL simulator**, and enter the desired number of ticks in the edit box at **1 second in Simulink corresponds to**. The default value is 1 Tick.

**VCD** File

Format

• In *absolute* units (such as milliseconds or nanoseconds). In this case, the cosimulation operates in *absolute timing mode*.

To use absolute mode, select the desired resolution unit from the pop-up list at the label **in the HDL simulator** (available units are fs, ps, ns, us, ms, s), and enter the desired number of resolution units in the edit box at 1 second in Simulink corresponds to. Then, set the value of the HDL simulator tick by selecting 1, 10, or 100 from the pop-up list at 1 HDL Tick is defined as and the resolution unit from the pop-up list at defined as.

The format of generated VCD files adheres to IEEE Std 1364-2001. The following table describes the format.

File Content	Description
\$date 23-Sep-2003 14:38:11 \$end	Data and time the file was generated.
<pre>\$version HDL Verifier version 1.0 \$ end</pre>	Version of the VCD block that generated the file.
<pre>\$timescale 1 ns \$ end</pre>	The time scale that was used during the simulation.
<pre>\$scope module manchestermodel \$end</pre>	The scope of the module being dumped.

#### **Generated VCD File Format**

# **Generated VCD File Format (Continued)**

File Content	Description
<pre>\$var wire 1 ! Original Data [0] \$end \$var wire 1 " Recovered Clock [0] \$end \$var wire 1 # Recovered Data [0] \$end \$var wire 1 \$ Data Validity [0] \$end</pre>	Variable definitions. Each definition associates a signal with character identification code (symbol).
	The symbols are derived from printable characters in the ASCII character set from ! to ~.
	Variable definitions also include the variable type (wire) and size in bits.
\$upscope \$end	Marks a change to the next higher level in the HDL design hierarchy.
<pre>\$enddefinitions \$end</pre>	Marks the end of the header and definitions section.
#0	Simulation start time.
\$dumpvars O! O" O# O\$ \$end	Lists the values of all defined variables at time equals 0.

File Content	Description
#630 1!	The starting point of logged value changes from checks of variable values made at each simulation time increment.
	This entry indicates that at 63 nanoseconds, the value of signal Original Data changed from 0 to 1.
#1160 1# 1\$	At 116 nanoseconds the values of signals Recovered Data and Data Validity changed from 0 to 1.
<pre>\$dumpoff x! x" x# x\$ \$end</pre>	Marks the end of the file by dumping the values of all variables as the value x.

## Generated VCD File Format (Continued)

2

# System Objects — Alphabetical List

# hdlverifier.FILSimulation

Purpose	Construct System object for FIL simulation with MATLAB		
Description	The FILSimulation System object <sup>™</sup> creates, launches, and controls FPGA execution from MATLAB <sup>®</sup> .		
Construction	hdlverifier.FILSimulation is a virtual class and cannot be instantiated directly. To use it, launch the FIL Wizard and generate your own custom FILSimulation derived class. Then you can instantiate your own FIL simulation object with the following function:		
	MYFIL= <i>toplevel_</i> fil.m creates a new instance of the deriv generated by the FIL Wizard from your legacy HDL code.	ved class	
	You can adjust any properties on the System object with write permission by using the get and set methods or by setting the property directly. See "Properties" on page 2-2.		
Properties	Connection		
	Parameters for the connection with the FPGA board		
	<b>R/W Access:</b> Read only		
	<b>Default:</b> char('UDP','192.168.0.2','00-0A-35-02-21-8A')		
	Attributes:		
	Connection string, value Example: 'UDP' type UDP		
	Board IP string Example: '192. address	168.0.2'	
	Board MAC string Example: address '00-0A-35-02-2 (optional)	!1 - 8A '	
	DUTName		
	DUT top level name		
	R/W Access: Read only		

# hdlverifier.FILSimulation

#### Default: ''

#### Attributes:

Name of DUT string top level Example: 'inverter\_top'

#### **FPGABoard**

String containing FPGA board name

R/W Access: Read only

Default: ''

#### FPGAProgrammingFile

Path to the programming file for the FPGA

R/W Access: Read and write

Default: ''

**Attributes:** 

Path name string

Example:
'c:\work\filename'

#### **FPGAVendor**

Name of the FPGA chip vendor

R/W Access: Read only

**Default:** 'Xilinx'

#### Attributes:

Chip vendor string name

Examples: 'Altera', 'Xilinx'

#### InputBitWidths

Input widths, in bits

R/W Access: Read only

Default: 0

### Attributes:

Integer	integer or	Examples:
or vector of integer	vector of integers	10
specifying the		
bit widths of the inputs.		[12,6]
If you provide		
only a scalar, the inputs		
each have the		
same bit width; otherwise you		
should provide		
a vector of the same size as		
the number of		
inputs.		

### InputSignals

Input paths in the HDL code

R/W Access: Read only

Default: ''

### Attributes:

input port	string or array	Examp
name of each	of N string	char('
input in the		
HDL		

Examples: 'in1', char('in1','in2')

### **OutputBitWidths**

Output widths, in bits

R/W Access: Read only

Default: 0

# Attributes:

Integer or vector	integer or vector of	Examples:
of integer specifying the	integers	10
bit widths of		[12,6]
the outputs. If you provide		
only a scalar, the outputs		
each have the same bit width.		
Otherwise you should provide		
a vector of the		
same size as the number of		
outputs.		

#### **OutputDataTypes**

Output data types R/W Access: Read and write Default: fixedpoint Attributes:

String or array String or array Examples: 'logical', of N string 'integer', 'fixedpoint' of strings char(`integer','fixedpoint') specifying the data type of the output. If you only provide one string, each of the outputs has the same type. Otherwise, you should provide an array of

**OutputDownsampling** 

output.

strings of the same size as the number of

Downsampling factor and phase of the outputs

R/W Access: Read and write

**Default:** [1,0]

#### Attributes:

Vector of 2 vector integers: The first integer specifies the downsampling factor and is positive. The second integer specifies the phase and is null or Examples:

[3,1]

positive and inferior to the downsampling factor.

#### **OutputFractionLengths**

Output fraction lengths

R/W Access: Read and write

**Default:** 0

#### Attributes:

Integer	integer or	Examples:
or vector	vector of	
of integer	integers	10
specifying the		
fraction length		[12,6]
of the outputs.		
If you provide		
only a scalar,		
each output		
has the same		
fraction length.		
Otherwise you		
should provide		
a vector of the		
same size as		
the number of		
outputs.		

#### **OutputSignals**

Output port name in the HDL top level R/W Access: Read only Default: ''

#### Attributes:

String or array string or array Examples: of N string of strings char('out containing the output port name of each output in HDL.

Examples: 'out1',
char('out1','out2')

#### **OutputSigned**

Sign of the outputs

R/W Access: Read and write

#### Default: false

#### Attributes:

Boolean Boolean of or vector vector of of boolean Boolean specifying the sign of the outputs. If you provide only a scalar, each output has the same sign. Otherwise, you should provide a vector of the same size as the number of outputs.

Examples: true (signed), false (unsigned) [true, true, false]

#### **OverclockingFactor**

Hardware overclocking factor

#### R/W Access: Read and write

Default: 1

#### Attributes:

Positive integer	integer	Example:
specifying the		
overclocking		3
factor for the		
hardware.		

### **ScanChainPosition**

Position of the FPGA in the JTAG scan chain

R/W Access: Read only

Default: 1

#### Attributes:

Positive integerExample:specifying the1position of the1FPGA in theJTAG scanchain.1

#### SourceFrameSize

Frame size of the source (only for HDL source block)

R/W Access: Read and write

Default: 1

Attributes:

	Integer specifying the frame size of the source when the HDL is a source block (no input).	integer	Example: 1
Methods	clone		Create FILSimulation object with same property values
	isLocked		System object locked status for input attributes and nontunable properties
	programFPGA		Load programming file onto FPGA
	release		Release connection to FPGA board and allow changes to object
	step		Run FIL simulation for set of inputs and return output
Fxamples	See FPGA-in-the-Loon	simulation	using MATLAR System Object

**Examples** See FPGA-in-the-Loop simulation using MATLAB System Object .

Purpose	Create FILSimulation object with same property values
Syntax	<pre>newfilobj = clone(filobj)</pre>
Description	<pre>newfilobj = clone(filobj) creates another instance of the System object, filobj, with the same property values. The clone method creates a new unlocked object with uninitialized states.</pre>
Input Arguments	filobj Instance of FILSimulation
Output Arguments	<b>newfilobj</b> New FILSimulation System object with the same property values as the original System object. The new unlocked object contains uninitialized states.

# hdlverifier.FILSimulation.isLocked

Purpose	System object locked status for input attributes and nontunable properties
Syntax	L = isLocked(filobj)
Description	L = isLocked(filobj) returns a logical value, L, which indicates whether the input attributes and nontunable properties are locked for the FIL simulation System object, filobj. The System object performs an internal initialization the first time the step method is executed. This initialization locks nontunable properties and input specifications, such as dimensions, complexity, and input data type. After the initialization is complete, isLocked method returns a true value.
Input Arguments	filobj Instance of FIL simulation
Output Arguments	L Logical value. Either 1 (true) or 0 (false).

Purpose	Load programming file onto FPGA
Syntax	programFPGA(filobj)
Description	programFPGA(filobj) loads the FPGA through the JTAG cable using the FILSimulation property information from ProgrammingFile, ScanChainPosition and BoardName.
Input	filobj
Arguments	Instance of FILSimulation

# hdlverifier.FILSimulation.release

Purpose	Release connection to FPGA board and allow changes to object
Syntax	<pre>release(filobj)</pre>
Description	release(filobj) releases system resources (such as memory, file handles or hardware connections) of System object, filobj. It also allows all its properties and input characteristics to be changed.
Input	filobj
Arguments	Instance of FILSimulation

Purpose	Run FIL simulation for set of inputs and return output
Syntax	<pre>[hdloutputs] = step(filobj,[hdlinputs])</pre>
Description	<pre>[hdloutputs] = step(filobj,[hdlinputs]) connects to the FPGA, writes hdlinputs to the FPGA and reads hdloutputs from the FPGA.</pre>
	<b>Note</b> The object performs an initialization the first time the step method is executed. This initialization locks nontunable properties and input specifications, such as dimensions, complexity, and data type of the input data. If you change a nontunable property or an input specification, the System object issues an error. To change nontunable properties or inputs, you must first call the release method to unlock the object.
Input Arguments	filobj Instance of FILSimulation hdlinputs Set of inputs to run on FPGA
Output Arguments	<b>hdloutputs</b> Set of outputs returned by the FPGA

# hdlverifier.HDLCosimulation.clone

Purpose	Create HDLCosimulation object with same property values
Syntax	<pre>newcosimobj = clone(cosimobj)</pre>
Description	<pre>newcosimobj = clone(cosimobj) creates another instance of the System object, cosimobj, with the same property values. The clone method creates a new unlocked object with uninitialized states.</pre>
Input	cosimobj
Arguments	Instance of HDLCosimulation
Output	newcosimobj
Arguments	New HDL Cosimulation System object with the same property values as the original System object. The new unlocked object contains uninitialized states.
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.display   hdlverifier.HDLCosimulation.isLocked   hdlverifier.HDLCosimulation.release   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.set   hdlverifier.HDLCosimulation.step

Purpose	Display visible properties and their values
Syntax	display(cosimobj)
Description	display(cosimobj) creates another instance of the System object, cosimobj, with the same property values. The clone method creates a new unlocked object with uninitialized states.
Input	cosimobj
Arguments	Instance of HDLCosimulation
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.clone   hdlverifier.HDLCosimulation.isLocked   hdlverifier.HDLCosimulation.release   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.set   hdlverifier.HDLCosimulation.step

# hdlverifier.HDLCosimulation

# **Purpose** Construct System object for HDL cosimulation with MATLAB **Description** The HDL Cosimulation System object cosimulates MATLAB and a hardware component. It does so by applying input signals to and reading output signals from an HDL model under simulation in the HDL simulator. You can use this object to model a source or sink device by configuring the object with input or output ports only. Construction h = HDLCosimulation(Name, Value) creates a new instance of HDLCosimulation with additional options specified by one or more Name, Value pair arguments. Name can also be a property name and Value is the corresponding value. Name must appear inside single quotes (''). You can specify several name-value pair arguments in any order as Name1, Value1, ..., NameN, ValueN. h = hdlcosim(Name, Value) creates a new instance of HDLCosimulation using a shortcut constructor. The Cosimulation Wizard creates an HDL Cosimulation System object using existing HDL code. This workflow creates an HDL launch script for easier startup. **Properties** Connection Parameters for the connection with the HDL simulator. • The first element is the connection type ('SharedMemory', 'Socket'). If shared memory is used, then port number and host name are not applicable. • The second element is the port number, which must be a positive integer. Optional. It is set to 4449 if not otherwise specified. • The third element is the host name of the HDL session. Optional. Set to localhost if not specified. Default: {'SharedMemory'}

Example values:

```
{'SharedMemory'}
{'Socket'}
{'Socket',1234}
{'Socket',1234,'hostname'}
```

#### FrameBasedProcessing

**Note** FrameBasedProcessing property will be removed in a future release. Sample mode or frame mode is automatically detected based on the size of the inputs during the step method execution.

Enable frame-based processing Default: false Example values:

true/false

#### InputSignals

Input paths in the HDL code

Default: ''

Example values:

'/top/in1' {'/top/in1','/top/in2'}

#### **OutputFractionLengths**

Output fraction lengths. Must be an integer or vector of integer specifying the fraction length of the outputs. If you provide only a scalar, all the outputs are of the same type. Otherwise, provide a vector of the same size as the number of outputs. Default: 0 Example values: 10 [12,6]

### **OutputSignals**

Output paths in the HDL code

Default: ''

Example values:

'/top/out1'
{'/top/out1','/top/out2'}

#### **OutputSigned**

Output sign. Must be a boolean or vector of boolean specifying the sign of the outputs. If you provide only a scalar, all outputs are of the same type. Otherwise, provide a vector of the same size as the number of outputs.

Default: false

Example values:

true/false
[true,true]

#### PreRunTime

Delay in HDL simulator before the cosimulation starts

Default: {0, 'ns'}

Example values:

{10,'fs'} {25,'ps'} {4,'ns'} {500,'us'} {5,'ms'} {1,'s'}

#### SampleTime

Elapsed time in the HDL simulator between each call to step

```
Default: {10, 'ns'}
```

Example values:

{10,'fs'}
{25,'ps'}
{4,'ns'}
{500,'us'}
{5,'ms'}
{1,'s'}

#### **TclPostSimulationCommand**

Tcl post-simulation command executed by the HDL simulator during a call to release

Default: ''

Example value:

'echo "done"'

#### **TclPreSimulationCommand**

Tcl presimulation command executed by the HDL simulator during the first call to step or during the next call to step after a call to release

Default: ''

Example value:

'force /top/rst 1 0, 0 2 ns; force /top/clk 0 0, 1 1 ns -repeat 2 ns'

# hdlverifier.HDLCosimulation

Methods	clone	Create HDLCosimulation object with same property values
	display	Display visible properties and their values
	isLocked	System object locked status for input attributes and nontunable properties
	release	Release connection to HDL simulator and allow changes to object
	reset	Unlock object, release connection to HDL simulator, and reset internal state
	set	Change System object property value
	step	Run HDL simulator for set of inputs and return output
Examples	• Verifying Viterbi Decoder Usin	g MATLAB System Object and Mentor

- Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
  - Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive

Purpose	System object locked status for input attributes and nontunable properties
Syntax	L = isLocked(cosimobj)
Description	L = isLocked(cosimobj) returns a logical value, L, which indicates whether the input attributes and nontunable properties are locked for the HDL Cosimulation System object, cosimobj. The System object performs an internal initialization the first time the step method is executed. This initialization locks nontunable properties and input specifications, such as dimensions, complexity, and input data type. After the initialization is complete, isLocked method returns a true value.
Input Arguments	<b>cosimobj</b> Instance of HDLCosimulation
Output Arguments	L Logical value. Either 1 (true) or 0 (false).
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.clone   hdlverifier.HDLCosimulation.display   hdlverifier.HDLCosimulation.release   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.set   hdlverifier.HDLCosimulation.step

# hdlverifier.HDLCosimulation.release

Purpose	Release connection to HDL simulator and allow changes to object
Syntax	<pre>release(cosimobj)</pre>
Description	release(cosimobj) releases system resources (such as memory, file handles or hardware connections) of System object, cosimobj. It also allows all its properties and input characteristics to be changed.
Input	cosimobj
Arguments	Instance of HDLCosimulation
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.clone   hdlverifier.HDLCosimulation.display   hdlverifier.HDLCosimulation.isLocked   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.set   hdlverifier.HDLCosimulation.step

Purpose	Unlock object, release connection to HDL simulator, and reset internal state
Syntax	<pre>reset(cosimobj)</pre>
Description	reset(cosimobj) unlocks the System object, cosimobj, and releases its connection with the HDL simulator. It also resets all internal states.
Input Arguments	<b>cosimobj</b> Instance of HDLCosimulation
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	<pre>hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.clone   hdlverifier.HDLCosimulation.display   hdlverifier.HDLCosimulation.isLocked   hdlverifier.HDLCosimulation.release   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.set   hdlverifier.HDLCosimulation.step  </pre>

Purpose	Change System object property value
Syntax	<pre>set(cosimobj,'PropertyName',PropertyValue)</pre>
Description	<pre>set(cosimobj,'PropertyName',PropertyValue) sets the specified Property of System object, cosimobj, with the specified value, after validating the new value.</pre>
Input	cosimobj
Arguments	Instance of HDLCosimulation
	PropertyName
	Object property name. See "Properties" on page 2-18 for hdlverifier.HDLCosimulation.
	PropertyValue
	Object property value for PropertyName. See "Properties" on page 2-18 for hdlverifier.HDLCosimulation.
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive
See Also	hdlverifier.HDLCosimulation   hdlverifier.HDLCosimulation.clone   hdlverifier.HDLCosimulation.display   hdlverifier.HDLCosimulation.isLocked   hdlverifier.HDLCosimulation.release   hdlverifier.HDLCosimulation.reset   hdlverifier.HDLCosimulation.step

Purpose	Run HDL simulator for set of inputs and return output
Syntax	[hdloutputs] = step(cosimobj,hdlinputs)
Description	<pre>[hdloutputs] = step(cosimobj,hdlinputs) connects to the HDL simulator, writes hdlinputs to the HDL simulator and reads hdloutputs from the HDL simulator. The elapsed HDL simulator time between each call to step is defined by the SampleTime property.</pre>
	<b>Note</b> The object performs an initialization the first time the step method is executed. This initialization locks nontunable properties and input specifications, such as dimensions, complexity, and data type of the input data. If you change a nontunable property or an input specification, the System object issues an error. To change nontunable properties or inputs, you must first call the release method to unlock the object.
Input	cosimobj
Arguments	Instance of HDLCosimulation
	hdlinputs
	Set of inputs for HDL simulator to run
Output Arguments	hdloutputs Set of outputs returned by HDL simulator
Examples	• Verifying Viterbi Decoder Using MATLAB System Object and Mentor Graphics ModelSim
	• Verifying Viterbi Decoder Using MATLAB System Object and Cadence Incisive

See Also hdlverifier.HDLCosimulation | hdlverifier.HDLCosimulation.clone | hdlverifier.HDLCosimulation.display | hdlverifier.HDLCosimulation.isLocked | hdlverifier.HDLCosimulation.release | hdlverifier.HDLCosimulation.reset | hdlverifier.HDLCosimulation.set |

# Functions — Alphabetical List

## breakHdlSim

Purpose	Execute stop command in HDL simulator from MATLAB
Syntax	breakHdlSim() breakHdlSim('portNumber') breakHdlSim('portNumber','hostName')
Description	breakHdlSim() executes a stop command on the HDL simulator on the local host. Use this function to unblock the HDL simulator after the HDL simulator has loaded the simulation but before Simulink starts the simulation. If, after starting the simulation, you decide to add more signals to the waveform window, use this function to unblock the HDL simulator first. When you usebreakHdlSim, make sure that you specify the current connection information to the HDL simulator.
	breakHdlSim('portNumber') executes a stop command on the HDL simulator on port <i>portNumber</i> .
	breakHdlSim('portNumber', 'hostName') executes a stop command on the HDL simulator on host <i>hostName</i> .
Examples	Stop the HDL simulator that is currently running on the local host.
	>> breakHdlSim()
	Stop the HDL simulator that is currently running on port 1234.
	Stop the HDL simulator that is currently running on port 1234 and host "mylinux".
	>> breakHdlSim('1234', 'mylinux')
See Also	pingHdlSim

Purpose	Run HDL Cosimulation Wizard	
Syntax	cosimWizard	
Description	cosimWizard invokes the HDL Cosimulation Wizard. You provide the HDL code and related input data for creating a MATLAB function, MATLAB System object, or Simulink block for cosimulation with the HDL simulator. The supported HDL simulators include ModelSim and Questa <sup>®</sup> from Mentor Graphics <sup>®</sup> and Cadence Incisive <sup>®</sup> .	
	• For cosimulation between Simulink and the HDL simulator: The Cosimulation Wizard generates an HDL cosimulation block for use in a Simulink model, and MATLAB scripts that compile an HDL design and launch the HDL simulator.	
	• For cosimulation between MATLAB and the HDL simulator using MATLAB System objects: The Cosimulation Wizard generates a cosimulation System object customized to your design that compiles the HDL code and launches the HDL simulator.	
	• For cosimulation between MATLAB and the HDL simulator with MATLAB callback functions: The Cosimulation Wizard generates templates for MATLAB component or testbench callback functions and MATLAB scripts that compile the HDL design and launch the HDL simulator.	
Examples	Invoke HDL Cosimulation Wizard:	
	>>cosimWizard	
	The Cosimulation Wizard starts.	
Tutorials	"HDL Cosimulation Wizard Tutorials"	
How To	• "Import HDL Code With the HDL Cosimulation Wizard"	

## dec2mvl

Purpose	Convert decimal integer to binary string	
Syntax	<pre>dec2mvl(d) dec2mvl(d,n)</pre>	
Description	<pre>dec2mv1(d) returns the binary representation of d as a multivalued logic string. d must be an integer smaller than 2^52. dec2mv1(d,n) produces a binary representation with at least n bits.</pre>	
Examples	The following function call returns the string '10111': >>dec2mv1(23)	
	The following function call returns the string '01001': >>dec2mvl(-23)	
	The following function call returns the string '11101001':	
	>>dec2mvl(-23,8)	
See Also	mvl2dec	

Purpose	Run FPGA-in-the-Loop Wizard	
Syntax	filWizard filWizard(FILENAME)	
Description	filWizard invokes the FPGA-in-the-Loop (FIL) Wizard. You provide the HDL code and all related information for creating a FIL block for simulation with an FPGA device.	
	filWizard(FILENAME) relaunches the FIL Wizard using information saved in the specified FILENAME MAT-file. At the end of each FIL Wizard session, a MAT-file that contains the session information is saved to disk. This MAT-file can be used to restore the session later.	
Examples	Invoke FPGA-in-the-Loop Wizard:	
	>> filWizard	
	The FPGA-in-the-Loop Wizard starts.	
How To	<ul><li> "FIL Interface Generation with the FIL Wizard"</li><li> "Performing FPGA-in-the-Loop Simulation"</li></ul>	

## hdldaemon

ontrol MATLAB server that supports interactions with HDL simulator
dldaemon dldaemon(Name, Value) dldaemon(Option) =hdldaemon()
dldaemon starts the HDL Link MATLAB server using shared memory ater-process communication. Only one hdldaemon per MATLAB ession can be running at any given time.
dldaemon(Name, Value) uses additional options specified by one or or ore Name, Value pair arguments.
If you do not specify memory type, the server starts using shared memory.
If you specify the socket Name, Value argument, the server starts using socket memory
<b>ote</b> If server is already running, issuing hdldaemon with these rguments shuts down the current server and then starts a new server ession using shared memory (unless socket is specified).
dldaemon(Option) accepts a single optional input. Only one option ay be specified in a single call. You must establish the server onnection before calling hdldaemon with one of these options.
=hdldaemon() returns the server status connection in structure s, sing any of the input arguments in the previous syntaxes.

## Input Option - Server option to shut down MATLAB server or display server status

'kill' | 'stop' | 'status'

Server option to shut down MATLAB server or display server status, specified as one of these strings:

'kill'	Shuts down the MATLAB server without shutting down MATLAB.
'stop'	Shuts down the MATLAB server without shutting down MATLAB. There is no difference between using 'kill' and 'stop'.
'status'	Displays status of the MATLAB server. You can also use s=hdldaemon('status'), which displays MATLAB server status and returns status in structure s.

#### **Name-Value Pair Arguments**

Specify optional comma-separated pairs of Name, Value arguments. Name is the argument name and Value is the corresponding value. Name must appear inside single quotes (' '). You can specify several name and value pair arguments in any order as Name1, Value1,..., NameN, ValueN.

**Example:** 'time', 'int64', 'quiet', 'true' specifies time values are returned as 64-bit integers and output messages are suppressed.

#### 'time' - Instruction to MATLAB server on how it should send and return time values

'sec' (default) | 'int64'

Instruction to MATLAB server on how it should send and return time values, specified as the comma-separated pair consisting of 'time' and one of these values:

'int64'	<ul> <li>Specifies that the MATLAB server send and return time values in the MATLAB function callbacks as 64-bit integers representing the number of simulation steps.MATLAB</li> <li>See the matlabcp/matlabtb tnow parameter reference ("MATLAB Function Syntax and Function Argument Definitions").</li> </ul>
'sec'	Specifies that the MATLAB server sends and returns time values in the MATLAB function callbacks as double values that HDL Verifier scales to seconds

If server is already running, issuing hdldaemon with the time parameter alone will shut down the current server and start the server up again using shared memory.

based on the current HDL simulation resolution.

Example: 'time','int64'

#### 'quiet' - Indicator to suppress printing diagnostic messages 'false' (default) | 'true'

Indicator to suppress printing diagnostic messages, specified as the comma-separated pair consisting of 'quiet' and one of the following values:

'true'	Suppress printing diagnostic
	messages.
'false'	Do not suppress printing diagnostic messages.

Errors still appear. Use this option to suppress the MATLAB server shutdown message when using hdldaemon to get an unused socket number. If server is already running, issuing hdldaemon with the quiet parameter alone will shut down the current server and start the server up again using shared memory.

Example: 'quiet', 'true'

#### 'socket' - TCP/IP port used for communication

'0' | string

TCP/IP port used for communication, specified as the comma-separated pair consisting of 'socket' and a string. The string can be either '0', indicating that the host automatically chooses a valid TCP/IP port, or an explicit port number (1024 < port < 49151) or a service (alias) name from /etc/services file.

If you specify the operating system option (0), use hdldaemon('status') to acquire the assigned socket port number.

Example: 'socket','4449'

## 'tclcmd' - Tcl command transmitted to all connected clients string

Tcl command transmitted to all connected clients, specified as any valid Tcl command string.

The Tcl command string you specify cannot include commands that load an HDL simulator project or modify simulator state. For example, the string cannot include commands such as start, stop, or restart (for ModelSim) or run, stop, or reset (for Incisive).

**Note** You can issue this command only after the software establishes a server connection.

#### Caution

Do not call hdldaemon('tclcmd', 'Tcl command string') from inside a matlabtb or matlabcp function. Doing so results in a race condition, and the simulator hangs.

```
Example: 'tclcmd','puts' '"done"'
```

## hdldaemon

Output Arguments	s - Structure contai	ning information about the connection ons'   'ipc_id'
-	Structure containing information about the connection. The structure contains the following variables:	
	'comm'	$\operatorname{Either}$ 'shared memory' or 'sockets'
	'connections'	Number of open connections
	'ipc_id'	If shared memory, file system name for the shared memory communication channel. If

#### **Examples** Start MATLAB Server With Shared Memory

Start the MATLAB server using shared memory communication and use an integer representation of time.

socket, the TCP/IP port number.

```
hdldaemon('time', 'int64')
```

#### Start MATLAB Server With Socket Communication

Start MATLAB server and specify socket communication on port 4449.

```
hdldaemon('socket', '4449')
```

#### **Check Server Status**

```
hdldaemon('status')
```

The following are some examples of the messages you might see, depending on your server connection:

• With one or more connections:

HDLDaemon socket server is running on port 4449 with 1 connections

• With no connections:

HDLDaemon shared memory server is running with 0 connections

• Server has not been started:

HDLDaemon is NOT running

#### **Check Connection Information**

Check connection information for communication mode, number of existing connections, and the interprocess communication identifier (ipc\_id) the MATLAB server is using for a link.

```
x=hdldaemon('status')
```

The following is an example of the returned message for a socket connection:

The following is an example of the returned message for a shared memory connection:

You can examine ipc\_id by entering it at the MATLAB command prompt:

#### x.ipc\_id

'\\.\pipe\E505F434-F023-42a6-B06D-DEFD08434C67'

#### Shut Down Server

Shut down server without shutting down MATLAB.

```
hdldaemon('kill')
```

#### **Issue Tcl Commands**

Issue simple or complex Tcl commands.

Simple example:

```
hdldaemon('tclcmd','puts "This is a test"')
```

Complex example:

```
tclcmd = { ['cd ',unixprojdir],...
            'vlib work',... %create library (if applicable)
           ['vcom -performdefaultbinding ' unixsrcfile1],...
           ['vcom -performdefaultbinding ' unixsrcfile2],...
           ['vcom -performdefaultbinding ' unixsrcfile3],...
            'vsimmatlab work.osc_top ',...
            'matlabcp u_osc_filter -mfunc oscfilter',...
            'add wave sim:/osc_top/clk',...
            'add wave sim:/osc_top/clk_enable',...
            'add wave sim:/osc_top/reset',...
           ['add wave -height 100 -radix decimal -format analog-step...
       -scale 0.001 -offset 50000 ', 'sim:/osc_top/osc_out'],...
           ['add wave -height 100 -radix decimal -format analog-step...
       -scale 0.00003125 -offset 50000 ', 'sim:/osc_top/filter1x_out'],...
           ['add wave -height 100 -radix decimal -format analog-step...
       -scale 0.00003125 -offset 50000 ', 'sim:/osc_top/filter4x_out'],...
           ['add wave -height 100 -radix decimal -format analog-step...
       -scale 0.00003125 -offset 50000 ', 'sim:/osc_top/filter8x_out'],...
            'force sim:/osc_top/clk_enable 1 0',...
            'force sim:/osc_top/reset 1 0, 0 120 ns',...
```

## hdldaemon

	<pre>'force sim:/osc_top/clk 1 0 ns, 0 40 ns -r 80ns', };</pre>
	This example is taken from "Implementing the Filter Component of an Oscillator in MATLAB". See the full example for use of this complex Tcl command in context.
See Also	nclaunch   vsim
Related Examples	• Implementing the Filter Component of an Ocsillator in MATLAB
Concepts	• "Starting the HDL Simulator from MATLAB"

## hdlsimmatlab

Purpose	Load instantiated HDL design for verification with Cadence Incisive and MATLAB
Syntax	hdlsimmatlab <instance> [<ncsim_args>]</ncsim_args></instance>
Description	The hdlsimmatlab command loads the specified instance of an HDL design for verification and sets up the Cadence Incisive simulator so it can establish a communication link with MATLAB. The Cadence Incisive simulator opens a simulation workspace as it loads the HDL design.
	This command may be run from the HDL simulator prompt or from a Tcl script shell (tclsh).
	This command is issued in the HDL simulator.
Arguments	<instance> Specifies the instance of an HDL design to load for verification.</instance>
	<ncsim_args> Specifies one or more ncsim command arguments. For details, see the description of ncsim in the Cadence Incisive simulator documentation.</ncsim_args>
Examples	The following command loads the module instance parse from library work for verification and sets up the Cadence Incisive simulator so it can establish a communication link with MATLAB:
	tclshell> hdlsimmatlab work.parse

Purpose	Load instantiated HDL design for cosimulation with Cadence Incisive and Simulink
Syntax	hdlsimulink <instance> [<ncsim_args>]</ncsim_args></instance>
Description	The hdlsimulink command loads the specified instance of an HDL design for cosimulation and sets up the Cadence Incisive simulator so it can establish a communication link with Simulink. The Cadence Incisive simulator opens a simulation workspace into which it loads the HDL design.
	This command is issued in the HDL simulator. The communication mode is determined by the call to nclaunch, which must be issued before you call hdlsimulink.
Argument	<instance> Specifies the instance of an HDL design to load for cosimulation.</instance>
	<pre><ncsim_args> Specifies one or more ncsim command arguments. Do not use -GUI, -BATCH, or -TCL. For more information on ncsim arguments, see the description of ncsim in the Cadence Incisive simulator documentation.</ncsim_args></pre>
Examples	The following command loads the module instance parse from library work for cosimulation, sets up the Cadence Incisive simulator so it can establish a communication link with Simulink, and opens a Tcl script shell:
	tclshell> hdlsimulink -gui work.parse

## matlabcp

Purpose	Associate MATLAB component function with instantiated HDL design		
Syntax	<pre>matlabcp <instance> [<time-specs>] [-socket <tcp-spec>] [-rising <port>[,<port>]] [-falling <port> [,<port>,]] [-sensitivity <port>[,<port>,]] [-mfunc <name>] [-use_instance_obj] [-argument]</name></port></port></port></port></port></port></tcp-spec></time-specs></instance></pre>		
Description	The matlabcp command has the following characteristics:		
	• Starts the HDL simulator client component of the HDL Verifier software.		
	• Associates a specified instance of an HDL design created in the HDL simulator with a MATLAB function.		
	<ul> <li>Creates a process that schedules invocations of the specified MATLAB function.</li> </ul>		
	• Cancels any pending events scheduled by a previous matlabcp command that specified the same instance. For example, if you issue the command matlabcp for instance foo, all previously scheduled events initiated by matlabcp on foo are canceled.		
	This command is issued in the HDL simulator.		
	MATLAB component functions simulate the behavior of modules in the HDL model. A stub module (providing port definitions only) in the HDL model passes its input signals to the MATLAB component function. The MATLAB component processes this data and returns the results to the outputs of the stub module. A MATLAB component typically provides some functionality (such as a filter) that is not yet implemented in the		

HDL code. See "Using a MATLAB Function as a Component".

**Notes** The communication mode that you specify for matlabcp must match the communication mode you specified for hdldaemon when you established the server connection.

For socket communications, specify the port number you selected for hdldaemon when you issue a link request with the matlabcp command in the HDL simulator.

#### **Arguments**

#### <instance>

Specifies an instance of an HDL design that is associated with a MATLAB function. By default, matlabcp associates the instance to a MATLAB function that has the same name as the instance. For example, if the instance is myfirfilter, matlabcp associates the instance with the MATLAB function myfirfilter (note that hierarchy names are ignored; for example, if your instance name is top.myfirfilter, matlabcp would associate only myfirfilter with the MATLAB function). Alternatively, you can specify a different MATLAB function with -mfunc.

**Note** Do not specify an instance of an HDL module that has already been associated with a MATLAB function (via matlabcp or matlabtb). If you do, the new association overwrites the existing one.

<time-specs>

Specifies a combination of time specifications consisting of any or all of the following:

## matlabcp

<timen>,</timen>	Specifies one or more discrete time values at which the HDL simulator calls the specified MATLAB function. Each time value is relative to the current simulation time. Even if you do not specify a time, the HDL simulator calls the MATLAB function once at the start of the simulation. Separate multiple time values by a space.For example:
	matlabtb vlogtestbench_top 10 ns, 10 ms, 10 sec
	The MATLAB function executes when time equals 0 and then 10 nanoseconds, 10 milliseconds, and 10 seconds from time zero.
	<b>Note</b> For time-based parameters, you can specify any standard time units (ns, us, and so on). If you do not specify units, the command treats the time value as a value of HDL simulation ticks.
-repeat <time></time>	Specifies that the HDL simulator calls the MATLAB function repeatedly based on the specified <timen>, pattern. The time values are relative to the value of tnow at the time the HDL simulator first calls the MATLAB function.</timen>
-cancel <time></time>	Specifies a time at which the specified MATLAB function stops executing. The time value is relative to the value of tnow at the time the HDL simulator first calls the MATLAB function. If you do not specify a cancel time, the application calls the MATLAB function until you finish the simulation, quit the session, or issue a nomatlabtb call.
	<b>Note</b> The -cancel option works only with the <time-specs> arguments. It does not affect any of the other scheduling arguments for matlabcp.</time-specs>

**Note** Place time specifications after the matlabcp instance and before any additional command arguments; otherwise the time specifications are ignored.

All time specifications for the matlabcp functions appear as a number and, optionally, a time unit:

- fs (femtoseconds)
- ps (picoseconds)
- ns (nanoseconds)
- us (microseconds)
- ms (milliseconds)
- sec (seconds)
- no units (tick)
- -socket <tcp\_spec>

Specifies that HDL Verifier use TCP/IP sockets to communicate between the HDL simulator and MATLAB. Shared memory is the default mode of communication and takes effect if you do not specify -socket <tcp\_spec> on the command line. The communication mode that you specify with the matlabcp command must match the communication mode that you issued with the hdldaemon command.

-rising <signal>[, <signal>...]

Indicates that the application calls the specified MATLAB function on the rising edge (transition from '0' to '1') of any of the specified signals. Specify -rising with the path names of one or more signals defined as a logic type (STD\_LOGIC, BIT, X01, and so on).

For determining signal transition in:

• VHDL: Rising edge is {0 or L} to {1 or H}.

• Verilog: Rising edge is the transition from 0 to x, z, or 1, and from x or z to 1.

**Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

```
-falling <signal>[, <signal>...]
```

Indicates that the application calls the specified MATLAB function whenever any of the specified signals experiences a falling edge—changes from '1' to '0'. Specify -falling with the path names of one or more signals defined as a logic type (STD\_LOGIC, BIT, X01, and so on).

For determining signal transition in:

- VHDL: Falling edge is {1 or H} to {0 or L}.
- Verilog: Falling edge is the transition from 1 to x, z, or 0, and from x or z to 0.

**Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

```
-sensitivity <signal>[, <signal>...]
```

Indicates that the application calls the specified MATLAB function whenever any of the specified signals changes state. Specify -sensitivity with the path names of one or more signals. Signals of any type can appear in the sensitivity list and can be positioned at any level in the HDL model hierarchy. **Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

#### -mfunc <name>

The name of the MATLAB function that is associated with the HDL module instance you specify for instance. By default, the HDL Verifier software invokes a MATLAB function that has the same name as the specified HDL instance. Thus, if the names are the same, you can omit the -mfunc option. If the names are not the same, use this argument when you call matlabcp. If you omit this argument and matlabcp does not find a MATLAB function with the same name, the command generates an error message.

#### -use\_instance\_obj

Instructs the function specified with the argument -mfunc to use an HDL instance object passed by HDL Verifier to the function. This argument has the fields shown in the following table. See "Writing Functions Using the HDL Instance Object" for examples.

Field	Read/Write Access	Description
tnext	Write only	Used to schedule a callback during the set time value. This field is equivalent to old tnext. For example: hdl_instance_obj.tnext = hdl_instance_obj.tnow + 5e-9
		will schedule a callback at time equals 5 nanoseconds from tnow.
userdata	Read/Write	Stores state variables of the current matlabcp instance. You can retrieve the variables the next time the callback of this instance is scheduled.

## matlabcp

Field	Read/Write Access	Description
simstatus	Read only	<pre>Stores the status of the HDL simulator. The HDL Verifier software sets this field to 'Init' during the first callback for this particular instance and to 'Running' thereafter. simstatus is a read-only property. &gt;&gt; hdl_instance_obj.simstatus ans=</pre>
		Init
instance	Read only	<pre>Stores the full path of the Verilog/VHDL instance associated with the callback. instance is a read-only property. The value of this field equals that of the module instance specified with the function call. For example: In the HDL simulator: hdlsim&gt; matlabcp osc_top -mfunc oscfilter use_instance_obj In MATLAB: &gt;&gt; hdl_instance_obj.instance ans= osc top</pre>

Field	Read/Write Access	Description
argument	Read only	<pre>Stores the argument set by the -argument option of matlabcp. For example: matlabtb osc_top -mfunc oscfilter -use_instance_obj -argument foo The link software supports the -argument option only when it is used with -use_instance_obj, otherwise the argument is ignored. argument is a read-only property. &gt;&gt; hdl_instance_obj.argument ans=     foo</pre>
portinfo	Read only	Stores information about the VHDL and Verilog ports associated with this instance. portinfo is a read-only property, which has a field structure that describes the ports defined for the associated HDL module. For each port, the portinfo structure passes information such as the port's type, direction, and size. For more information on port data, see "Gaining Access to and Applying Port Information". hdl_instance_obj.portinfo.field1.field2.field3 Note When you use use_instance_obj, you access tscale through the HDL instance object. If you do not use use_instance_obj, you can still access tscale through portinfo.

## matlabcp

Field	Read/Write Access	Description
tscale	Read only	Stores the resolution limit (tick) in seconds of the HDL simulator. tscale is a read-only property.
		>> hdl_instance_obj.tscale
		ans= 1.0000e-009
		<b>Note</b> When you use use_instance_obj, you access tscale through the HDL instance object. If you do not use use_instance_obj, you can still access tscale through portinfo.
tnow	Read only	Stores the current time. tnow is a read-only property.
		hdl_instance_obj.tnext = hld_instance_obj.tnow + fastestrate;
portvalues	Read/Write	Stores the current values of and sets new values for the output and input ports for a matlabcp instance. For example:
		>> hdl_instance_obj.portvalues
		ans =
		Read Only Input ports: clk_enable: []
		clk: [] reset: []
		Read/Write Output ports: sine_out: [22x1 char]
linkmode	Read only	Stores the status of the callback. The HDL Verifier software sets this field to 'testbench' if the callback is

Field	Read/Write Access	Description
		<pre>associated with matlabtb and 'component' if the callback is associated with matlabcp. linkmode is a read-only property. &gt;&gt; hdl_instance_obj.linkmode ans= component</pre>

-argument

Used to pass user-defined arguments from the matlabcp invocation on the HDL side to the MATLAB function callbacks. Supported with -use\_instance\_obj only. See the field listing under the -use\_instance\_obj property.

## **Examples** The following examples demonstrate some ways you might use the matlabcp function.

#### Using matlabcp with the -mfunc option to Associate an HDL Component with a MATLAB Function of a Different Name

This example explicitly associates the Verilog module vlogtestbench\_top.u\_matlab\_component with the MATLAB function vlogmatlabc using the -mfunc option. The '-socket' option specifies using socket communication on port 4449.

hdlsim>matlabcp vlogtestbench\_top.u\_matlab\_component -mfunc vlogmatlabc -socket 4449

#### Using matlabcp with Explicit Times and the -cancel Option

This example includes explicit times with the -cancel option.

hdlsim>matlabcp vlogtestbench\_top 1e6 fs 3 2e3 ps -repeat 3 ns -cancel 7ns

#### Using matlabcp with Rising and Falling Edges

This example implicitly associates the Verilog module, vlogtestbench\_top, with the MATLAB function vlogtestbench\_top, and also uses rising and falling edges.

```
hldsim> matlabcp vlogtestbench_top 1 2 3 4 5 6 7 -rising outclk3
-falling u_matlab_component/inoutclk
```

Purpose	Schedule MATLAB test bench session for instantiated HDL module		
Syntax	<pre>matlabtb <instance> [<time-specs>] [-socket <tcp-spec>] [-rising <port>[,<port>]] [-falling <port> [,<port>,]] [-sensitivity <port>[,<port>,]] [-mfunc <name>] [-use_instance_obj] [-argument]</name></port></port></port></port></port></port></tcp-spec></time-specs></instance></pre>		
Description	<ul> <li>The matlabtb command has the following characteristics:</li> <li>Starts the HDL simulator client component of the HDL Verifier software.</li> <li>Associates a specified instance of an HDL design created in the HDL simulator with a MATLAB function.</li> <li>Creates a process that schedules invocations of the specified MATLAB function.</li> <li>Cancels any pending events scheduled by a previous matlabtb command that specified the same instance. For example, if you issue the same matlabtb for instance for all previously scheduled</li> </ul>		
	<ul><li>the command matlabtb for instance foo, all previously scheduled events initiated by matlabtb on foo are canceled.</li><li>This command is issued in the HDL simulator.</li><li>MATLAB test bench functions mimic stimuli passed to entities in the HDL model. You force stimulus from MATLAB or HDL scheduled with matlabtb.</li></ul>		

**Notes** The communication mode that you specify for matlabtb must match the communication mode you specified for hdldaemon when you established the server connection.

For socket communications, specify the port number you selected for hdldaemon when you issue a link request with the matlabtb command in the HDL simulator.

#### Arguments

#### <instance>

Specifies the instance of an HDL module that the HDL Verifier software associates with a MATLAB test bench function. By default, matlabtb associates the instance with a MATLAB function that has the same name as the instance. For example, if the instance is myfirfilter, matlabtb associates the instance with the MATLAB function myfirfilter (note that hierarchy names are ignored; for example, if your instance name is top.myfirfilter, matlabtb would associate only myfirfilter with the MATLAB function). Alternatively, you can specify a different MATLAB function with -mfunc.

**Note** Do not specify an instance of an HDL module that has already been associated with a MATLAB function (via matlabcp or matlabtb). If you do, the new association overwrites the existing one.

<time-specs>

Specifies a combination of time specifications consisting of any or all of the following:

<timen>,</timen>	Specifies one or more discrete time values at which the HDL simulator calls the specified MATLAB function. Each time value is relative to the current simulation time. Even if you do not specify a time, the HDL simulator calls the MATLAB function once at the start of the simulation. Separate multiple time values by a space.For example: matlabtb vlogtestbench_top 10 ns, 10 ms, 10 sec
	The MATLAB function executes when time equals 0 and then 10 nanoseconds, 10 milliseconds, and 10 seconds from time zero.
	<b>Note</b> For time-based parameters, you can specify any standard time units (ns, us, and so on). If you do not specify units, the command treats the time value as a value of HDL simulation ticks.
-repeat <time></time>	Specifies that the HDL simulator calls the MATLAB function repeatedly based on the specified <timen>, pattern. The time values are relative to the value of tnow at the time the HDL simulator first calls the MATLAB function.For example:</timen>
	matlabtb vlogtestbench_top 5 ns -repeat 10 ns
	The MATLAB function executes at time equals 0 ns, 5 ns, 15 ns, 25 ns, and so on.
-cancel <time></time>	Specifies a time at which the specified MATLAB function stops executing. The time value is relative to the value of tnow at the time the HDL simulator first calls the MATLAB function. If you do not specify a cancel time, the application calls the MATLAB function until you finish the simulation, quit the session, or issue a nomatlabtb call.

**Note** The -cancel option works only with the <time-specs> arguments. It does not affect any of the other scheduling arguments for matlabtb.

**Note** Place time specifications after the matlabtb instance and before any additional command arguments; otherwise the time specifications are ignored.

All time specifications for the matlabtb functions appear as a number and, optionally, a time unit:

- fs (femtoseconds)
- ps (picoseconds)
- ns (nanoseconds)
- us (microseconds)
- ms (milliseconds)
- sec (seconds)
- no units (tick)

#### -socket <tcp\_spec>

Specifies TCP/IP socket communication for the link between the HDL simulator and MATLAB. When you provide TCP/IP information for matlabtb, you can choose a TCP/IP port number or TCP/IP port alias or service name for the <tcp\_spec> parameter. If you are setting up communication between computers, you must also specify the name or Internet address of the remote host that is running the MATLAB server (hdldaemon). For more information on choosing TCP/IP socket ports, see "Choosing TCP/IP Socket Ports".

If you run the HDL simulator and MATLAB on the same computer, you have the option of using shared memory for communication. Shared memory is the default mode of communication and takes effect if you do not specify-socket <tcp\_spec> on the command line.

**Note** The communication mode that you specify with the matlabtb command must match what you specify for the communication mode when you issue the hdldaemon command in MATLAB. For more information on modes of communication, see "Communications for HDL Cosimulation". For more information on establishing the MATLAB end of the communication link, see "Starting the HDL Simulator from MATLAB".

```
-rising <signal>[, <signal>...]
```

Indicates that the application calls the specified MATLAB function on the rising edge (transition from '0' to '1') of any of the specified signals. Specify -rising with the path names of one or more signals defined as a logic type (STD\_LOGIC, BIT, X01, and so on).

For determining signal transition in:

- VHDL: Rising edge is {0 or L} to {1 or H}.
- Verilog: Rising edge is the transition from 0 to x, z, or 1, and from x or z to 1.

**Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

```
-falling <signal>[, <signal>...]
```

Indicates that the application calls the specified MATLAB function whenever any of the specified signals experiences a falling edge—changes from '1' to '0'. Specify -falling with the path names of one or more signals defined as a logic type (STD\_LOGIC, BIT, X01, and so on).

For determining signal transition in:

- VHDL: Falling edge is {1 or H} to {0 or L}.
- Verilog: Falling edge is the transition from 1 to x, z, or 0, and from x or z to 0.

**Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

```
-sensitivity <signal>[, <signal>...]
```

Indicates that the application calls the specified MATLAB function whenever any of the specified signals changes state. Specify -sensitivity with the path names of one or more signals. Signals of any type can appear in the sensitivity list and can be positioned at any level of the HDL design.

If you specify the option with no signals, the interface is sensitive to value changes for all signals. **Note** Use of this option for INOUT ports can result in double calls.

For example:

-sensitivity /randnumgen/dout

The MATLAB function executes if the value of dout changes.

**Note** When specifying signals with the -rising, -falling, and -sensitivity options, specify them in full path name format. If you do not specify a full path name, the command applies the HDL simulator rules to resolve signal specifications.

-mfunc <name>

The name of the associated MATLAB function. If you omit this argument, matlabtb associates the HDL module instance to a MATLAB function that has the same name as the HDL instance. If you omit this argument and matlabtb does not find a MATLAB function with the same name, the command generates an error message.

-use\_instance\_obj

Instructs the function specified with the argument -mfunc to use an HDL instance object passed by HDL Verifier to the function. This argument has the fields shown in the following table. See "Writing Functions Using the HDL Instance Object" for examples.

Field	Read/Write Access	Description
tnext	Write only	Used to schedule a callback during the set time value. This field is equivalent to old tnext. For example: hdl_instance_obj.tnext = hdl_instance_obj.tnow + 5e-9
		will schedule a callback at time equals 5 nanoseconds from tnow.
userdata	Read/Write	Stores state variables of the current matlabcp instance. You can retrieve the variables the next time the callback of this instance is scheduled.
simstatus	Read only	<pre>Stores the status of the HDL simulator. The HDL Verifier software sets this field to 'Init' during the first callback for this particular instance and to 'Running' thereafter. simstatus is a read-only property. &gt;&gt; hdl_instance_obj.simstatus</pre>
		ans= Init
instance	Read only	Stores the full path of the Verilog/VHDL instance associated with the callback. instance is a read-only property. The value of this field equals that of the module instance specified with the function call. For example:
		In the HDL simulator:
		hdlsim> matlabcp osc_top -mfunc oscfilter use_instance_obj
		>> hdl_instance_obj.instance
		ans= osc_top

Field	Read/Write Access	Description
argument	Read only	<pre>Stores the argument set by the -argument option of matlabcp. For example: matlabtb osc_top -mfunc oscfilter -use_instance_obj -argument foo The link software supports the -argument option only when it is used with -use_instance_obj, otherwise the argument is ignored. argument is a read-only property. &gt;&gt; hdl_instance_obj.argument ans=     foo</pre>
portinfo	Read only	Stores information about the VHDL and Verilog ports associated with this instance. portinfo is a read-only property, which has a field structure that describes the ports defined for the associated HDL module. For each port, the portinfo structure passes information such as the port's type, direction, and size. For more information on port data, see "Gaining Access to and Applying Port Information". hdl_instance_obj.portinfo.field1.field2.field3 Note When you use use_instance_obj, you access tscale through the HDL instance object. If you do not use use_instance_obj, you can still access tscale through portinfo.

Field	Read/Write Access	Description
tscale	Read only	Stores the resolution limit (tick) in seconds of the HDL simulator. tscale is a read-only property.
		>> hdl_instance_obj.tscale
		ans= 1.0000e-009
		<b>Note</b> When you use use_instance_obj, you access tscale through the HDL instance object. If you do not use use_instance_obj, you can still access tscale through portinfo.
tnow	Read only	Stores the current time. tnow is a read-only property.
		hdl_instance_obj.tnext = hld_instance_obj.tnow + fastestrate;
portvalues	Read/Write	Stores the current values of and sets new values for the output and input ports for a matlabcp instance. For example:
		<pre>&gt;&gt; hdl_instance_obj.portvalues</pre>
		ans =
		Read Only Input ports: clk_enable: [] clk: []
		reset: []
		Read/Write Output ports: sine_out: [22x1 char]
linkmode	Read only	Stores the status of the callback. The HDL Verifier software sets this field to 'testbench' if the callback is

Field	Read/Write Access	Description
		<pre>associated with matlabtb and 'component' if the callback is associated with matlabcp. linkmode is a read-only property. &gt;&gt; hdl_instance_obj.linkmode ans= component</pre>

-argument

Used to pass user-defined arguments from the matlabtb instantiation on the HDL side to the MATLAB function callbacks. Supported with -use\_instance\_obj only. See the field listing for argument under the -use\_instance\_obj property.

# **Examples** The following examples demonstrate some ways you might use the matlabtb function.

# Using matlabtb with the -socket Argument and Time Parameters

The following command starts the HDL simulator client component of HDL Verifier, associates an instance of the entity, myfirfilter, with the MATLAB function myfirfilter, and begins a local TCP/IP socket-based test bench session using TCP/IP port 4449. Based on the specified test bench stimuli, myfirfilter.m executes 5 nanoseconds from the current time, and then repeatedly every 10 nanoseconds:

hdlsim> matlabtb myfirfilter 5 ns -repeat 10 ns -socket 4449

# Applying Rising Edge Clocks and State Changes with matlabtb

The following command starts the HDL simulator client component of HDL Verifier, and begins a remote TCP/IP socket-based session using remote MATLAB host compb and TCP/IP port 4449. Based on the specified test bench stimuli, myfirfilter.m executes 10 nanoseconds from the current time, each time the signal /top/fclk experiences a rising edge, and each time the signal /top/din changes state.

```
hdlsim> matlabtb /top/myfirfilter 10 ns -rising /top/fclk -sensitivity /top/din
-socket 4449@computer123
```

# Specifying a MATLAB Function Name and Sensitizing Signals with matlabtb

The following command starts the HDL simulator client component of the HDL Verifier software. The '-mfunc' option specifies the MATLAB function to connect to and the '-socket' option specifies the port number for socket connection mode. '-sensitivity' indicates that the test bench session is sensitized to the signal sine\_out.

```
hdlsim> matlabtb osc_top -sensitivity /osc_top/sine_out
-socket 4448 -mfunc hosctb
```

Purpose	Call specified MATLAB function once and immediately on behalf of instantiated HDL module
Syntax	matlabtbeval <instance> [-socket <tcp_spec>] [-mfunc <name>]</name></tcp_spec></instance>
Description	<ul> <li>The matlabtbeval command has the following characteristics:</li> <li>Starts the HDL simulator client component of the HDL Verifier software.</li> <li>Associates a specified instance of an HDL design created in the HDL simulator with a MATLAB function.</li> <li>Executes the specified MATLAB function once and immediately on behalf of the specified module instance.</li> <li>This command is issued in the HDL simulator.</li> </ul> Note The matlabtbeval command executes the MATLAB function immediately, while matlabtb provides several options for scheduling MATLAB function execution.
	Notes The communication mode that you specify for matlabtbeval must match the communication mode you specified for hdldaemon when you established the server connection. For socket communications, specify the port number you selected for hdldaemon when you issue a link request with the matlabtbeval command in the HDL simulator.
Arguments	<instance> Specifies the instance of an HDL module that is associated with a MATLAB function. By default, matlabtbeval associates the HDL module instance with a MATLAB function that has the</instance>

same name as the HDL module instance. For example, if the HDL module instance is myfirfilter, matlabtbeval associates the HDL module instance with the MATLAB function myfirfilter. Alternatively, you can specify a different MATLAB function with the -mfunc property.

#### -socket <tcp\_spec>

Specifies TCP/IP socket communication for the link between the HDL simulator and MATLAB. For TCP/IP socket communication on a single computer, the <tcp\_spec> can consist of just a TCP/IP port number or service name (alias). If you are setting up communication between computers, you must also specify the name or Internet address of the remote host.

For more information on choosing TCP/IP socket ports, see "Choosing TCP/IP Socket Ports".

If you run the HDL simulator and MATLAB on the same computer, you have the option of using shared memory for communication. Shared memory is the default mode of communication and takes effect if you do not specify -socket <tcp-spec> on the command line.

**Note** The communication mode that you specify with the matlabtbeval command must match what you specify for the communication mode when you call the hdldaemon command to start the MATLAB server. For more information on communication modes, see "Communications for HDL Cosimulation". For more information on establishing the MATLAB end of the communication link, see "Starting the HDL Simulator from MATLAB".

-mfunc <name>

The name of the associated MATLAB function. If you omit this argument, matlabtbeval associates the HDL module instance

	with a MATLAB function that has the same name as the HDL module instance. If you omit this argument and matlabtbeval does not find a MATLAB function with the same name, the command displays an error message.
Examples	This example starts the HDL simulator client component of the link software, associates an instance of the module myfirfilter with the function myfirfilter.m, and uses a local TCP/IP socket-based communication link to TCP/IP port 4449 to execute the function myfirfilter.m:
	hdlsim> matlabtbeval myfirfilter -socket 4449:

## mvl2dec

Purpose	Convert multivalued logic to decimal
Syntax	<pre>mvl2dec('mv_logic_string') mvl2dec('mv_logic_string', signed)</pre>
Description	<pre>mvl2dec('mv_logic_string') converts a multivalued logic string to a positive decimal. If mv_logic_string contains any character other than '0' or '1', NaN is returned. mv_logic_string must be a vector. mvl2dec('mv_logic_string', signed) converts a multivalued logic</pre>
	string to a positive or a negative decimal. If <i>signed</i> is true, this function assumes the first character $mv\_logic\_string(1)$ to be a signed bit of a 2s complement number. If <i>signed</i> is missing or false, the multivalued logic string becomes a positive decimal.
Examples	The following function call returns the decimal value 23:
	>>mvl2dec('010111')
	The following function call returns NaN:
	>>mvl2dec('xxxxxx')
	The following function call returns the decimal value -9:
	>>mvl2dec('10111',true)
See Also	dec2mvl

#### Purpose Start and configure Cadence Incisive simulators for use with HDL Verifier software **Syntax** nclaunch('PropertyName', 'PropertyValue'...) **Description** nclaunch('PropertyName', 'PropertyValue'...) starts the Cadence Incisive simulator for use with the MATLAB and Simulink features of the HDL Verifier software. The first folder in the Cadence Incisive simulator matches your MATLAB current folder if you do not specify an explicit rundir parameter. After you call this function, you can use HDL Verifier functions for the HDL simulator (for example, hdlsimmatlab, hdlsimulink) to do interactive debug setup. The property name/property value pair settings allow you to customize the Tcl commands used to start the Cadence Incisive simulator, the ncsim executable to be used, the path and name of the Tcl script that stores the start commands, and for Simulink applications, details about the mode of communication to be used by the applications. You must use a property name/property value pair with nclaunch. Name-Value hdlsimdir Pair Specifies the path name to the Cadence Incisive simulator executable to Arguments be started. pathname Start a different version of the Cadence Incisive simulator or if the version of the simulator you want to run does not reside on the system path. **Default:** The first version of the simulator that the function finds on the system path.

#### hdlsimexe

Specifies the name of a Cadence Incisive simulator executable.

• simexename

Custom-built simulator executable.

Default: ncsim

#### libdir

This property creates an entry in the startup Tcl file that points to the folder with the shared libraries for the Cadence Incisive simulator to communicate with MATLAB when the Cadence Incisive simulator runs on a machine that does not have MATLAB.

• folder

Folder containing MATLAB shared libraries.

#### libfile

Specifies the library file to use for HDL simulation. If the HDL simulator links other libraries, including SystemC libraries, that were built using a compiler supplied with the HDL simulator, you can specify an alternate library file with this property. See "HDL Verifier Libraries" for versions of the library built using other compilers.

• library\_file\_name

The particular library file to use for HDL simulation.

**Default:** The version of the library file that was built using the same compiler that MATLAB itself uses.

#### rundir

Specifies the folder containing the HDL simulator executable.

• dirname

Where to run the HDL simulator.

The following conditions apply to this name/value pair:

- If the value of dirname is "TEMPDIR", the function creates a temporary folder in which it runs the HDL simulator.
- If you specifydirnameand the folder does *not* exist, you will get an error.

**Default:** The current working folder

#### runmode

Specifies how to start the HDL simulator.

• mode

This property accepts the following valid values:

- 'Batch': Start the HDL simulator in the background with no window.
- 'Batch with Xterm': Run HDL simulator in an non-interactive Xterm window.
- 'CLI': Start the HDL simulator in an interactive terminal window.
- 'GUI': Start the HDL simulator with the SimVision graphical user interface.

Default: 'GUI'

#### socketsimulink

Specifies TCP/IP socket communication between the Cadence Incisive simulator and Simulink. For shared memory, omit -socket <tcp-spec> on the command line.

• tcp\_spec

TCP/IP port number or service name (alias)

**Default:** Shared memory

#### starthdlsim

Determines whether the Cadence Incisive simulator is launched.

This function creates a startup Tcl file which contains pointers to MATLAB and Simulink shared libraries. To run the Cadence Incisive simulator manually, see "Starting the HDL Simulator from MATLAB".

• yes

Launches the Cadence Incisive simulator and creates a startup Tcl file.

• no

Does not launch the Cadence Incisive simulator , but still creates a startup Tcl file.

#### Default: yes

#### startupfile

Specify the name and location of the Tcl script generated by nclaunch. The generated Tcl script, when executed, compiles and launches the HDL simulator. You can edit and use the generated file in a regular shell outside of MATLAB. For example:

sh> tclsh compile\_and\_launch.tcl

• pathname

Filename and path for generated Tcl script. If the file name already exists on the specified path, that file's contents are overwritten.

**Default:** Generates a filename of compile\_and\_launch.tcl in the folder specified by rundir.

#### tclstart

Specifies one or more Tcl commands to execute before the Cadence Incisive simulator launches. You must specify at least one command; otherwise, no action occurs.

• tcl\_commands

A command string or a cell array of command strings.

**Note** You must type exec in front of non-Tcl system shell commands. For example:

```
exec -ncverilog -c +access+rw +linedebug top.v
hdlsimulink -gui work.top
```

#### **Examples** Start Cosimulation Session with Simulink

Compile design and start Simulink.

```
nclaunch('tclstart',{'exec ncverilog -c +access+rw +linedebug top.v','hdlsimulink...
-gui work.top'},'socketsimulink','4449','rundir', '/proj');
```

In this example, nclaunch performs the following:

- Compiles the design top.v: exec noverilog -c +access+rw +linedebug top.v.
- Starts Simulink with the GUI from the *proj* folder with the model loaded: hdlsimulink -gui work.top and 'rundir', '/proj'.
- Instructs Simulink to communicate with the HDL Verifier interface on socket port 4449: `socketsimulink', '4449'.

All of these commands are specified in a single string as the property value to tclstart.

#### **Create Tcl Script to Start HDL Simulator**

Create a Tcl script to start the HDL simulator from a Tcl shell using nclaunch.

Specify the name of the Tcl script and the command(s) it includes as parameters to nclaunch:

nclaunch (`tclstart', `xxx', `startupfile', `mytclscript', `starthdlsim', `yes')

In this example, a Tcl script is created and the command to start the HDL simulator is included. The startup Tcl file is named "mytclscript".

Execute the script in a Tcl shell:

```
shell> tclsh mytclscript
```

This starts the HDL simulator.

# Execute Multiple Tcl Commands When Launching Cosimulation Connection

Build a sequence of Tcl commands that are then executed in a Tcl shell, after calling nclaunch from MATLAB.

Assign Tcl command values to the tclcmd parameter of nclaunch:

```
tclcmd{1} = 'exec ncvlog vlogtestbench_top.v'
tclcmd{2} = 'exec ncelab -access +wc vlogtestbench_top'
tclcmd{3} = ['hdlsimmatlab -gui vlogtestbench_top ' '-input "{@matlabcp...
vlogtestbench_top.u_matlab_component -mfunc vlogmatlabc...
-socket 32864}" ' '-input "{@run 50}"']
tclcmd =
    'exec ncvlog vlogtestbench_top.v' 'exec ncelab -access +wc vlogtestbench_top'
tclcmd =
    'exec ncvlog vlogtestbench_top.v' 'exec ncelab -access +wc vlogtestbench_top'
tclcmd =
    'exec ncvlog vlogtestbench_top.v' 'exec ncelab -access +wc vlogtestbench_top'
tclcmd =
    'exec ncvlog vlogtestbench_top.v' 'exec ncelab -access +wc vlogtestbench_top'
```

- tclcmd{1} compiles vlogtestbench\_top.
- tclcmd{2} elaborates the model.
- tclcmd{3} calls hdlsimmatlab in gui mode and loads the elaborated vlogtestbench\_top in the simulator.

Issue the nclaunch command, passing the tclcmd variable just set:

nclaunch('hdlsimdir', 'local.IUS.glnx.tools.bin', 'tclstart',tclcmd);

In this example, the nclaunch launches the following tasks through the Tcl commands assigned in tclcmd:

- Executes the arguments being passed with -input (matlabtb and run) in the ncsim Tcl shell.
- Issues a call to matlabcp, which associates the function vlogmatlabc to the module instance u\_matlab\_component.
- Assumes that the hdldaemon in MATLAB is listening on port 32864
- Instructs the run function to run 50 resolution units (ticks).

## nomatlabtb

Purpose	End active MATLAB test bench and MATLAB component sessions
Syntax	nomatlabtb
Description	The nomatlabtb command ends all active MATLAB test bench and MATLAB component sessions that were previously initiated by matlabtb or matlabcp commands.
	This command is issued in the HDL simulator.
	<b>Note</b> This command should be called before shutting down hdldaemon or hdldaemon will block shutdown until the call occurs.
Examples	The following command ends all MATLAB test bench and MATLAB component sessions:
	hdlsim> nomatlabtb
See Also	matlabtb   matlabcp

Send HDL simulator event and process IDs to MATLAB server
notifyMatlabServer <i>EventID</i> -socket <i>tcp-spec</i>
notifyMatlabServer <i>EventID</i> -socket <i>tcp-spec</i> sends the HDL simulator event ID and process identification (PID) to the MATLAB server (hdldaemon) using the specified connection methods (socket or shared memory). For MATLAB to receive this message, hdldaemon must be running with the same communication mode as specified with the notifyMatlabServer command. The event ID and the PID queue in hdldaemon. notifyMatlabServer is often used in conjunction with waitForHdlClient to make sure the HDL simulator is ready to begin or continue processing. This command issues in the HDL simulator.
EventID
Specifies the event ID to be sent to hdldaemon. The ID requires a positive number less than the maximum value of 32-bit signed integer. This parameter contains the event ID expected by the command waitForHdlClient in MATLAB. Default: 1

#### socket tcp\_spec

Specifies that TCP/IP socket communication be used for the link between the HDL simulator and MATLAB. For TCP/IP socket communication on a single computer, *tcp\_spec* requires either a TCP/IP port number or service name (alias). To set up communication between computers, you must also specify the name or Internet address of the remote host that is running the MATLAB server (hdldaemon).

When you omit the **socket** option, MATLAB and the HDL simulator use shared memory communication.

Examples In MATLAB, use the function waitForHdlClient to verify whether the HDL simulator event ID has been received. In the following example, the function returns the HDL Simulator PID if EventID = 5 is received within 100 seconds. If a time-out occurs, the function returns -1. >> hdldaemon('socket',5002); ... >> hdlpid = waitForHdlClient(100,5); In the HDL simulator, issue the notifyMatlabServer command to send event ID 5 to hdldaemon running on the same machine using TCP/IP socket port 5002. >> notifyMatlabServer 5 -socket 5002

Purpose	Block cosimulation until HDL simulator is ready for simulation
Syntax	pingHdlSim(timeout) pingHdlSim(timeout, 'portnumber') pingHdlSim(timeout, 'portnumber', 'hostname')
Description	<pre>pingHdlSim(timeout) blocks cosimulation by not returning until the HDL server loads or until the specified time-out occurs. pingHdlSim returns the process ID of the HDL simulator or -1 if a time-out occurs. You must enter a time-out value. You may find this function useful if you are trying to automate a cosimulation and need to know that the HDL server has loaded before your script continues the simulation.</pre>
	<pre>pingHdlSim(timeout, 'portnumber') tries to connect to the local host on port portnumber and times out after timeout seconds you specify.</pre>
	<pre>pingHdlSim(timeout, 'portnumber', 'hostname') tries to connect to the host hostname on port portname. It times out after timeout seconds you specify.</pre>
Examples	The following function call blocks further cosimulation until the HDL server loads or until 30 seconds have passed:
	>>pingHdlSim(30)
	If the server loads within 30 seconds, pingHdlSim returns the process ID. If it does not, pingHdlSim returns -1.
	The following function call blocks further cosimulation on port 5678 until the HDL server loads or until 20 seconds have passed:
	>>pingHdlSim(20, '5678')
	The following function call blocks further cosimulation on port 5678 on host name msuser until the HDL server loads or until 20 seconds pass:
	>>pingHdlSim(20, '5678', 'msuser')

## setupxilinxtools

Purpose	Configure MATLAB environment for use with Xilinx FPGA Automation and Filter Design HDL Coder
Syntax	setupxilinxtools setupxilinxtools(isepath)
Description	setupxilinxtools performs the following tasks so that your environment is optimally set up to use Xilinx <sup>®</sup> FPGA Automation:
	• Verifies that the XILINX system environment variable is defined and points to a valid Xilinx ISE installation
	• Checks whether your platform and Xilinx ISE version is supported for FPGA Automation
	• Adds any paths to your MATLAB search path for using Xilinx FPGA Automation.
	<pre>setupxilinxtools(isepath) performs the same validations as setupxilinxtools and also uses the value in <i>isepath</i> to set the XILINX environment variable. If <i>isepath</i> points to a valid ISE installation, setupxilinxtools(isepath) also adds that ISE installation on the system path.</pre>
	All changes to system environment variables, system path, or MATLAB search path using setupxilinxtools() apply to the current MATLAB session only.
	<b>FIL Setup</b> If you want to set up your environment for FPGA-in-the-Loop, use the hdlsetuptoolpath function instead. Enter help hdlsetuptoolpath at the MATLAB command prompt for more information.
Examples	Enter the following command at the MATLAB command prompt:
	>>setupxilinxtools

Enter the following command at the MATLAB command prompt, substituting the value in *isepath* below with a valid ISE installation for your machine:

>>setupxilinxtools('C:\Xilinx\12.1\ISE')

## tclHdlSim

Purpose	Execute Tcl command in Incisive or ModelSim simulator
Syntax	tclHdlSim(tclCmd) tclHdlSim(tclCmd,'portNumber') tclHdlSim(tclCmd, 'portnumber', 'hostname')
Description	tclHdlSim(tclCmd) executes a Tcl command on the Incisive or ModelSim simulator using a shared connection during a Simulink cosimulation session.
	tclHdlSim(tclCmd, 'portNumber') executes a Tcl command on the Incisive or ModelSim simulator by connecting to the local host on port <i>portNumber</i> .
	tclHdlSim(tclCmd, 'portnumber', 'hostname') executes a Tcl command on the Incisive or ModelSim simulator by connecting to the host <i>hostname</i> on port <i>portname</i> .
	The Incisive or ModelSim simulator must be connected to MATLAB and Simulink using the HDL Verifier software for this function to work (see either vsimulink or hdlsimulink).
	You may specify any valid Tcl command string. The Tcl command string you specify cannot include commands that load an HDL simulator project or modify simulator state. For example, the string cannot include commands such as start, stop, or restart (for ModelSim) or run, stop, or reset (for Incisive).
	To execute a Tcl command on the Incisive or ModelSim simulator during a MATLAB cosimulation session, use hdldaemon('tclcmd','command').
Examples	The following function call displays a message in the HDL simulator command window using port 5678 on host name msuser:
	>>tclHdlSim('puts "Done"', '5678', 'msuser')
See Also	hdldaemon   nclaunch   vsim

Purpose	Start and configure ModelSim for use with HDL Verifier
Syntax	<pre>vsim('PropertyName', 'PropertyValue')</pre>
Description	vsim('PropertyName', 'PropertyValue') starts and configures the ModelSim simulator (vsim) for use with the MATLAB and Simulink features of HDL Verifier. The first folder in ModelSim matches your MATLAB current folder.
	After you call this function, you can use HDL Verifier functions for the HDL simulator (for example, vsimmatlab, vsimulink) to perform the following actions:
	• Load instances of VHDL entities or Verilog modules for simulations that use MATLAB for verification
	• Load instances of VHDL entities or Verilog modules for simulations that use Simulink for cosimulation
	The property name/property value pair settings allow you to customize the Tcl commands used to start ModelSim, the vsim executable to be used, the path and name of the DO file that stores the start commands, and for Simulink applications, details about the mode of communication to be used by the applications.
	<b>Tip</b> Use pingHdlSim to add a pause between the call to vsim and the call to actually run the simulation when you are attempting to automate the cosimulation.
Property Name / Proper	hdlsimdir rtv
Value	rty Specifies the path name to the Cadence Incisive simulator executable to be started.
Pairs	• pathname

• pathname

Start a different version of the Cadence Incisive simulator or if the version of the simulator you want to run does not reside on the system path.

**Default:** The first version of the simulator that the function finds on the system path.

#### libdir

Creates an entry in the startup Tcl file that points to the folder containing MATLAB library files

• folder

Folder containing the libraries for ModelSim to communicate with MATLAB when ModelSim runs on a machine that does not have MATLAB.

#### libfile

Specifies a particular library file.

library\_file\_name

. This value defaults to the version of the library file that was built using the same compiler that MATLAB itself uses. If the HDL simulator links other libraries, including SystemC libraries, that were built using a compiler supplied with the HDL simulator, you can specify an alternate library file with this property. See "HDL Verifier Libraries" for versions of the library built using other compilers.

#### pingTimeout

Time to wait, in seconds, for the HDL simulator to start.

• seconds

Specify 0 (the default) to immediately return without waiting.

#### rundir

Specifies where to run ModelSim.

• dirname

By default, the function uses the current working folder.

The following conditions apply to this name/value pair:

- If the value of dirname is "TEMPDIR", the function creates a temporary folder in which it runs ModelSim.
- If you specify dirname and the folder does *not* exist, you will get an error.

#### runmode

Specifies how to start the HDL simulator.

• mode

You can set run mode to the following valid values:

- 'Batch': Start the HDL simulator in the background with no window (Linux) or in a non-interactive command window (Windows).
- 'CLI': Start the HDL simulator in an interactive terminal window.
- 'GUI': Start the HDL simulator with the ModelSim graphical user interface.

This value defaults to 'GUI'.

#### socketsimulink

Specifies TCP/IP socket communication for links between ModelSim and Simulink.

• tcp\_spec

For TCP/IP socket communication on a single computing system, the tcp\_spec can consist of just a TCP/IP port number or service name. If you are setting up communication between computing systems, you must also specify the name or Internet address of the remote host.

For more information on choosing TCP/IP socket ports, see "Choosing TCP/IP Socket Ports"

If ModelSim and Simulink run on the same computing system, you have the option of using shared memory for communication. Shared memory is the default mode of communication and takes effect if you do not specify -socket <tcp-spec> on the command line.

**Note** The function applies the communication mode specified by this property to all invocations of Simulink from ModelSim.

#### startms

Determines whether ModelSim will launch from vsim.

• yes | no

This property defaults to yes, which launches ModelSim and creates a startup Tcl file. If startms is set to no, ModelSim does not launch, but the HDL simulator still creates a startup Tcl file.

This startup Tcl file contains pointers to MATLAB libraries. To run ModelSim on a machine without MATLAB, copy the startup Tcl file and MATLAB library files to the remote machine and start ModelSim manually. See "HDL Verifier Libraries".

#### startupfile

Specifies Tcl script for startup.

• pathname

Each invocation of vsim creates a Tcl script that, when executed, compiles and launches the HDL simulator. By default, this function generates the filename of compile\_and\_launch.tcl in the folder specified by rundir.. With this property, you can specify the name and location of the generated Tcl script. If the file name already exists, that file's contents are overwritten. You can edit and use the generated file in a regular shell outside of MATLAB. For example: sh> vsim -gui -do compile\_and\_launch.tcl

#### tclstart

Specifies one or more Tcl commands to execute after ModelSim launches.

• tcl\_commands

Specify a command string or a cell array of command strings.

#### vsimdir

Specifies the path name to the ModelSim simulator executable (vsim.exe) to be started.

• pathname

By default, the function uses the first version of vsim.exe that it finds on the system path (defined by the path variable). Use this option to start different versions of the ModelSim simulator or if the version of the simulator you want to run does not reside on the system path.

#### **Examples**

The following function call sequence changes the folder location to VHDLproj and then calls the function vsim. Because the call to vsim omits the 'vsimdir' and 'startupfile' properties, vsim uses the default vsim executable and creates a temporary DO file in a temporary folder. The 'tclstart' property specifies a Tcl command that loads an instance of a VHDL entity for MATLAB verification:

- The vsimmatlab command loads an instance of the VHDL entity parse in the library work for MATLAB verification.
- The matlabtb command begins the test bench session for an instance of entity parse, using TCP/IP socket communication on port 4449 and a test bench timing value of 10 ns.

```
>>cd VHDLproj % Change folder to ModelSim project folder
>>vsim('tclstart','vsimmatlab work.parse; matlabtb parse 10 ns -socket 4449')
```

The following function call sequence changes the folder location to VHDLproj and then calls the function vsim.

- Because the call to vsim omits the 'vsimdir' and 'startupfile' properties, vsim uses the default vsim executable and creates a DO file in a temporary folder.
- The 'tclstart' property specifies a Tcl command that loads the VHDL entity parse in the library work for cosimulation between vsim and Simulink.
- The 'socketsimulink' property specifies that TCP/IP socket communication on the same computer is to be used for links between Simulink and ModelSim, using socket port 4449.

>>cd VHDLproj % Change folder to ModelSim project folder
>>vsim('tclstart','vsimulink work.parse','socketsimulink','4449')

Purpose	Load instantiated HDL module for verification with ModelSim and MATLAB
Syntax	<pre>vsimmatlab <instance> [<vsim_args>]</vsim_args></instance></pre>
Description	The vsimmatlab command loads the specified instance of an HDL module for verification and sets up ModelSim so it can establish a communication link with MATLAB. ModelSim opens a simulation workspace and displays a series of messages in the command window as it loads the HDL module's packages and architectures.
	This command is generally issued in the HDL simulator. It also may be run from the HDL simulator prompt or from a Tcl script shell (tclsh).
Arguments	<instance> Specifies the instance of an HDL module to load for verification.</instance>
	<vsim_args> Specifies one or more ModelSim vsim command arguments. For details, see the description of vsim in the ModelSim documentation.</vsim_args>
Examples	The following command loads the HDL module instance parse from library work for verification and sets up ModelSim so it can establish a communication link with MATLAB:
	ModelSim> vsimmatlab work.parse

## vsimulink

Purpose	Load instantiated HDL module for cosimulation with ModelSim and Simulink
Syntax	<pre>vsimulink instance&gt; [<vsim_args>]</vsim_args></pre>
Description	The vsimulink command loads the specified instance of an HDL module for cosimulation and sets up ModelSim so it can establish a communication link with Simulink. ModelSim opens a simulation workspace and displays a series of messages in the command window as it loads the HDL module's packages and architectures.
	This command is issued in the HDL simulator. The communication mode is determined by the call to vsim, which must be issued before you call vsimulink.
Argument	<pre><instance>    Specifies the instance of an HDL module to load for cosimulation. <vsim_args>    Specifies one or more ModelSim vsim command arguments.    For details, see the description of vsim in the ModelSim    documentation. Do not issue a command such as vsim &lt;     command.do with this parameter.</vsim_args></instance></pre>
Examples	The following command loads the HDL module instance parse from library work for cosimulation and sets up ModelSim so it can establish a communication link with Simulink:
	ModelSim> vsimulink work.parse

Purpose	Wait until specified event ID is obtained or time-out occurs
Syntax	<pre>waitForHdlClient(TimeOut,EventID) waitForHdlClient(TimeOut) waitForHdlClient output = waitForHdlClient(TimeOut,EventID)</pre>
Description	waitForHdlClient( <i>TimeOut</i> , <i>EventID</i> ) waits for the expected HDL simulator event ID to arrive at the MATLAB server (hdldaemon) before processing continues. If the expected event ID arrives before the number of seconds specified by the <i>TimeOut</i> parameter, the value returned by the HDL simulator is the HDL simulator process identification (PID). Otherwise, the returned value is $-1$ .
	<pre>waitForHdlClient(TimeOut) waits for EventID = 1 for TimeOut seconds.</pre>
	waitForHdlClient waits for $EventID = 1$ for 60 seconds.
	<pre>output = waitForHdlClient(TimeOut,EventID) returns the process identification (PID) in output. Although you are not required to provide an output variable, MATLAB returns an error if a time-out occurs and the output argument is not specified.</pre>
Input	TimeOut
Arguments	Number of seconds to wait for a response from the HDL simulator
	EventID
	The HDL simulator event ID. <i>EventID</i> must be a positive number less than the maximum value of a 32-bit signed integer. The value should match the event ID sent by the notifyMatlabServer command in the HDL simulator.
	<i>EventID</i> can be either a scalar or vector value. If <i>EventID</i> is a vector, the function return a value only if all elements of the vector have been collected or if a time-out occurs. The returned output value is the same size as the event ID, and each element of the output variable is the

	detected PID of the HDL simulator that sends the corresponding event ID element.
Output	output
Arguments	Output variable for holding returned value from call to waitForHdlClient. Contains either the HDL simulator process identification (PID) or -1 if an error occurs.
Examples	Wait for event ID 2 for 120 seconds.
	<pre>&gt;&gt; hdlpid = waitForHdlClient(120, 2);</pre>
See Also	notifyMatlabServer

Index

## A

arguments for hdlsimmatlab command 3-14 for hdlsimulink command 3-15 for matlabcp command 3-16 for matlabtb command 3-27 for matlabtbeval command 3-39 for pingHdlSim function 3-53 for tclHdlSim function 3-56 for vsimmatlab command 3-63 for vsimulink command 3-64 Auto fill in Ports pane of HDL Cosimulation block 1-6

## B

block input ports parameter description of 1-6 block output ports parameter description of 1-6 blocks HDL Cosimulation description of 1-6 To VCD File description of 1-32

## C

- cancel option 3-27 Clocks pane description of 1-6 Connection pane description of 1-6 Cosimulation timing absolute mode 1-6 relative mode 1-6

### D

dec2mvl function

description of 3-4 dialogs for HDL Cosimulation block 1-6 for To VCD File block 1-32 direct feedthrough option for eliminating block latency 1-6

### E

examples dec2mvl function 3-4 hdlsimmatlab command 3-14 hdlsimulink command 3-15 matlabcp command 3-16 matlabtb command 3-27 matlabtbeval command 3-39 mvl2dec function 3-42 nclaunch function 3-43 nomatlabtb command 3-50 pingHdlSim function 3-53 tclHdlSim function 3-56 vsim function 3-57 vsimmatlab command 3-63 vsimulink command 3-64

## F

-falling option 3-27
falling-edge clocks description of 1-6
files VCD 1-36
FPGA-in-the-Loop wizard 3-5
functions 3-1
hdlsimmatlab description of 3-14
hdlsimulink description of 3-15
matlabcp description of 3-16 matlabtb description of 3-27 matlabtbeval description of 3-39 nomatlabtb 3-50 notifyMatlabServer 3-51 setupxilinxtools 3-54 waitForHdlClient 3-65 *See also* MATLAB functions functions for generating FPGA projects setupxilinxtools 3-54

## Η

HDL cosimulation Cosimulation Wizard 3-3
HDL Cosimulation block description of 1-6
HDL simulator running on this computer parameter description of 1-6
hdlsimdir property with nclaunch function 3-43
hdlsimmatlab command description of 3-14
hdlsimulink command description of 3-15
Host name parameter description of 1-6

## I

Incisive simulator commands hdlsimmatlab description of 3-14 INOUT ports specifying 1-6

#### Μ

MATLAB functions 3-1 dec2mvl description of 3-4 mvl2dec description of 3-42 nclaunch description of 3-43 pingHdlSim description of 3-53 tclHdlSim description of 3-56 vsim description of 3-57 matlabcp command description of 3-16 matlabtb command description of 3-27 matlabtbeval command description of 3-39 -mfunc option with matlabcp command 3-16 with matlabtb command 3-27 with matlabtbeval command 3-39 ModelSim commands vsimmatlab description of 3-63 vsimulink description of 3-64 mv12dec function description of 3-42

#### Ν

nclaunch function description of 3-43 nomatlabtb command 3-50 Number of input ports parameter 1-32 Number of output ports parameter description of 1-32

### 0

options for hdlsimulink command 3-15 for matlabcp command 3-16 for matlabtb command 3-27 for matlabtbeval command 3-39 for vsimulink command 3-64 property with nclaunch function 3-43 with vsim function 3-57 Output sample time parameter description of 1-6

## Ρ

parameters for HDL Cosimulation block 1-6 for To VCD File block 1-32 path specification for ports/signals and modules in Simulink with HDL Cosimulation block 1-6 pingHdlSim function description of 3-53 port names specifying paths in Simulink with HDL Cosimulation block 1-6 Port number or service parameter description of 1-6 Ports pane Auto fill option 1-6 description of 1-6 Enable direct feedthrough option 1-6 Post-simulation command parameter description of 1-6 properties for nclaunch function 3-43 for vsim function 3-57 nclaunchdir with nclaunch function 3-43 socketsimulink 3-43 3-57

startupfile 3-43 3-57 tclstart with nclaunch function 3-43 with vsim function 3-57 vsimdir with vsim function 3-57 property option for nclaunch function 3-43 for vsim function 3-57 Prsimulation command parameter description of 1-6

### R

-repeat option 3-16 -rising option 3-16 rising-edge clocks description of 1-6

### S

sending messages to MATLAB notifyMatlabServer function 3-51 -sensitivity option 3-16 setupxilinxtools function for generating FPGA projects 3-54 Shared memory parameter description of 1-6 signal names specifying paths in Simulink with HDL Cosimulation block 1-6 signals read/write access required 1-6 -socket option with hdlsimulink command 3-15 with matlabcp command 3-16 with matlabtb command 3-27 with matlabtbeval command 3-39 with vsimulink command 3-64 socketsimulink property

description of 3-43 3-57 startupfile property description of 3-43 3-57

## T

Tcl commands added to startup script via nclaunch 3-43 hdlsimmatlab 3-14 hdlsimulink 3-15 specified in Simulation pane of HDL Cosimulation block 1-6 Tcl pane description of 1-6 tclHdlSim function description of 3-56 tclstart property with nclaunch function 3-43 with vsim function 3-57 time scale, VCD file 1-36 Timescales pane description of 1-6 To VCD File block description of 1-32

#### V

VCD file name parameter description of 1-32 VCD files format of 1-36 vsim function description of 3-57 vsimdir property with vsim function 3-57 vsimmatlab command description of 3-63 vsimulink command description of 3-64

#### W

waiting for the HDL simulator
waitForHdlClient function 3-65
Wizard
for FPGA-in-the-Loop 3-5
for HDL Cosimulation 3-3